{"id":"https://openalex.org/W1986803024","doi":"https://doi.org/10.1142/s0218126692000076","title":"A SYSTEMATIC PARTITIONING METHOD FOR DESIGNING FIXED-SIZE PROCESSOR ARRAYS","display_name":"A SYSTEMATIC PARTITIONING METHOD FOR DESIGNING FIXED-SIZE PROCESSOR ARRAYS","publication_year":1992,"publication_date":"1992-03-01","ids":{"openalex":"https://openalex.org/W1986803024","doi":"https://doi.org/10.1142/s0218126692000076","mag":"1986803024"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126692000076","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126692000076","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086352969","display_name":"Efstathios D. Kyriakis - Bitzaros","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"E.D. KYRIAKIS BITZAROS","raw_affiliation_strings":["VLSI Design Laboratory, University of Patras, 261 10 Patras, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, University of Patras, 261 10 Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C.E. GOUTIS","raw_affiliation_strings":["VLSI Design Laboratory, University of Patras, 261 10 Patras, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, University of Patras, 261 10 Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086352969"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11886477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"02","issue":"01","first_page":"75","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6490117907524109},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.6190051436424255},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5760455131530762},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.533355712890625},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.5219499468803406},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5217474699020386},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.5202025771141052},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.4915536344051361},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4795781970024109},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4710388481616974},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.35451841354370117},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26470327377319336},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.10281392931938171},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07155600190162659}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6490117907524109},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.6190051436424255},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5760455131530762},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.533355712890625},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.5219499468803406},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5217474699020386},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.5202025771141052},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.4915536344051361},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4795781970024109},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4710388481616974},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.35451841354370117},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26470327377319336},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.10281392931938171},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07155600190162659},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126692000076","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126692000076","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W24774503","https://openalex.org/W2014821076","https://openalex.org/W1990620319","https://openalex.org/W1965744717","https://openalex.org/W2111234595","https://openalex.org/W3216334292","https://openalex.org/W1883238101","https://openalex.org/W2481821631","https://openalex.org/W1536525683","https://openalex.org/W4297816319"],"abstract_inverted_index":{"A":[0],"systematic":[1],"partitioning":[2],"method":[3],"for":[4],"mapping":[5],"iterative":[6],"algorithms,":[7],"characterized":[8],"by":[9,33],"constant":[10],"dependencies,":[11],"into":[12],"fixed-size":[13],"regular":[14],"processor":[15],"arrays":[16],"is":[17,31,55],"proposed.":[18],"The":[19,50],"allocation":[20],"of":[21,35,38,46,52],"the":[22,25,39,44,47],"operations":[23],"to":[24],"processors":[26],"and":[27],"their":[28],"execution":[29],"sequence":[30],"determined":[32],"means":[34],"quasilinear":[36],"functions":[37,54],"loop":[40],"indices,":[41],"avoiding":[42],"thus":[43],"drawbacks":[45],"modulus":[48],"function.":[49],"derivation":[51],"these":[53],"formulated":[56],"as":[57],"a":[58],"simple":[59],"linear":[60],"programming":[61],"problem.":[62]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}