{"id":"https://openalex.org/W2000592584","doi":"https://doi.org/10.1142/s0218126691000161","title":"DESIGN AND IMPLEMENTATION OF A LOW-COST SYSTOLIC ARRAY SYSTEM","display_name":"DESIGN AND IMPLEMENTATION OF A LOW-COST SYSTOLIC ARRAY SYSTEM","publication_year":1991,"publication_date":"1991-12-01","ids":{"openalex":"https://openalex.org/W2000592584","doi":"https://doi.org/10.1142/s0218126691000161","mag":"2000592584"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126691000161","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126691000161","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101624327","display_name":"David Anderson","orcid":"https://orcid.org/0000-0001-6086-1716"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"DAVID M. ANDERSON","raw_affiliation_strings":["Department of Electrical Engineering, University of Minnesota, 200 Union St. SE, Minneapolis, MN 55455, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Minnesota, 200 Union St. SE, Minneapolis, MN 55455, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041064476","display_name":"Gerald E. Sobelman","orcid":"https://orcid.org/0000-0002-4415-7320"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"GERALD E. SOBELMAN","raw_affiliation_strings":["Department of Electrical Engineering, University of Minnesota, 200 Union St. SE, Minneapolis, MN 55455, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Minnesota, 200 Union St. SE, Minneapolis, MN 55455, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109111336","display_name":"Ross Smith","orcid":null},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"ROSS A.W. SMITH","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Illinois at Chicago, P O Box 4348, Chicago, IL 60680, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Illinois at Chicago, P O Box 4348, Chicago, IL 60680, USA","institution_ids":["https://openalex.org/I39422238"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101624327"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17548998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"01","issue":"04","first_page":"443","last_page":"449"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12042","display_name":"Satellite Communication Systems","score":0.9842000007629395,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.8898338079452515},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6220641136169434},{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.5193139910697937},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.46489447355270386},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.46390435099601746},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.458077609539032},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4431850016117096},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.43144476413726807},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4268845021724701},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41359466314315796},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41185128688812256},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3357788920402527},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.2720077633857727},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21870720386505127},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08430194854736328}],"concepts":[{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.8898338079452515},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6220641136169434},{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.5193139910697937},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.46489447355270386},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.46390435099601746},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.458077609539032},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4431850016117096},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.43144476413726807},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4268845021724701},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41359466314315796},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41185128688812256},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3357788920402527},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2720077633857727},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21870720386505127},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08430194854736328},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126691000161","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126691000161","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2367867835","https://openalex.org/W2021816285","https://openalex.org/W1510566140","https://openalex.org/W2248088915","https://openalex.org/W2368917568","https://openalex.org/W2386379866","https://openalex.org/W1986357832","https://openalex.org/W2374433221","https://openalex.org/W2117460886","https://openalex.org/W1596834687"],"abstract_inverted_index":{"Actual":[0],"implementations":[1],"of":[2,8,19,92],"systolic":[3,25,66,94,110,120],"arrays":[4],"are":[5],"currently":[6],"thought":[7],"as":[9,30],"being":[10],"large,":[11],"complex":[12],"and":[13,58,71],"expensive.":[14],"However,":[15],"by":[16],"taking":[17],"advantage":[18],"commercially":[20],"available":[21],"multiplier/accumulator":[22,47],"chips,":[23],"a":[24,31,50,74,93],"array":[26,67,111,121],"can":[27],"be":[28],"assembled":[29],"low-cost,":[32],"compact":[33],"board-level":[34],"system.":[35],"We":[36],"describe":[37],"one":[38],"such":[39],"practical":[40],"design":[41],"which":[42,54,81],"uses":[43],"the":[44,56,85,106,109,119],"NCR45CM16":[45],"CMOS":[46],"together":[48],"with":[49],"specially-designed":[51],"controller/router":[52],"chip":[53],"handles":[55],"intracell":[57],"intercell":[59],"communications":[60],"functions.":[61],"A":[62],"demonstration":[63],"four-cell":[64],"linear":[65],"has":[68],"been":[69],"constructed":[70],"tested":[72],"using":[73],"PC/XT":[75],"host":[76,107],"computer.":[77],"An":[78],"assembler":[79,89],"program,":[80],"also":[82],"runs":[83],"on":[84],"host,":[86],"translates":[87],"an":[88],"code":[90,101],"representation":[91],"algorithm":[95],"into":[96],"object":[97,100],"code.":[98],"The":[99],"is":[102,122],"then":[103],"transferred":[104],"from":[105],"to":[108],"for":[112],"execution.":[113],"Sample":[114],"matrix":[115],"computations":[116],"demonstrate":[117],"that":[118],"functioning":[123],"properly.":[124]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}