{"id":"https://openalex.org/W4410924133","doi":"https://doi.org/10.1142/s0218126625503736","title":"Novel Design Approach of Three-Input Logic Implementation in Positive Feedback Source Coupled Logic Style","display_name":"Novel Design Approach of Three-Input Logic Implementation in Positive Feedback Source Coupled Logic Style","publication_year":2025,"publication_date":"2025-05-31","ids":{"openalex":"https://openalex.org/W4410924133","doi":"https://doi.org/10.1142/s0218126625503736"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126625503736","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126625503736","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119956679","display_name":"Shikha Mouria","orcid":"https://orcid.org/0009-0002-4443-2318"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]},{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shikha Mouria","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi 110063, India","Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India"],"raw_orcid":"https://orcid.org/0009-0002-4443-2318","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi 110063, India","institution_ids":["https://openalex.org/I887998513"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082620922","display_name":"Kirti Gupta","orcid":"https://orcid.org/0000-0003-0565-0654"},"institutions":[{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kirti Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi 110063, India","Department of Electronics and Communication Engineering, Bharati Vidyapeeth's College of Engineering, New Delhi 110063, India"],"raw_orcid":"https://orcid.org/0000-0003-0565-0654","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi 110063, India","institution_ids":["https://openalex.org/I887998513"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth's College of Engineering, New Delhi 110063, India","institution_ids":["https://openalex.org/I887998513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022476734","display_name":"Neeta Pandey","orcid":"https://orcid.org/0000-0003-2911-7061"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeta Pandey","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India"],"raw_orcid":"https://orcid.org/0000-0003-2911-7061","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5119956679"],"corresponding_institution_ids":["https://openalex.org/I863896202","https://openalex.org/I887998513"],"apc_list":null,"apc_paid":null,"fwci":1.1565,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.79085381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9667999744415283,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11081","display_name":"Advanced Control Systems Design","score":0.9488999843597412,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5503345727920532},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4759533107280731},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4730600118637085},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46435192227363586},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43473196029663086},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.43170490860939026},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.40362265706062317},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39859116077423096},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31962308287620544},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23204612731933594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22699245810508728},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1911713182926178},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.1637561321258545},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16260233521461487}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5503345727920532},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4759533107280731},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4730600118637085},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46435192227363586},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43473196029663086},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.43170490860939026},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40362265706062317},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39859116077423096},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31962308287620544},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23204612731933594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22699245810508728},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1911713182926178},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.1637561321258545},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16260233521461487}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126625503736","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126625503736","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1566744640","https://openalex.org/W2014694497","https://openalex.org/W2021612489","https://openalex.org/W2030822983","https://openalex.org/W2039325969","https://openalex.org/W2084159437","https://openalex.org/W2090676481","https://openalex.org/W2097154741","https://openalex.org/W2134515835","https://openalex.org/W2135286216","https://openalex.org/W2153083613","https://openalex.org/W2157955314","https://openalex.org/W2479787068","https://openalex.org/W2490166672","https://openalex.org/W2519725534","https://openalex.org/W2548497727","https://openalex.org/W2608015824","https://openalex.org/W2610556802","https://openalex.org/W2785924920","https://openalex.org/W2810664436","https://openalex.org/W2991599027","https://openalex.org/W4240172524","https://openalex.org/W4360838457"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W1966764473","https://openalex.org/W1553855433","https://openalex.org/W2017528947","https://openalex.org/W2066518505","https://openalex.org/W2102499515","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2170504327"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,51,78,83,90,162,219],"novel":[4],"design":[5,25,43,69,88,216,234],"approach":[6,44,70,235],"to":[7,191,211,224],"implement":[8],"higher":[9],"fan-in":[10,61],"logic":[11,48,238],"functions":[12,49],"in":[13,50,120,147,179,236],"the":[14,36,67,72,100,155,192,199,215,226,231],"Positive":[15],"Feedback":[16],"Source":[17],"Coupled":[18],"Logic":[19],"(PFSCL)":[20],"style.":[21],"The":[22,41,63,87,116,136],"existing":[23,101,143],"two":[24],"approaches":[26],"use":[27],"either":[28],"NOR":[29],"gates":[30,75,103,146],"or":[31],"fundamental":[32],"cells":[33],"that":[34,154],"infer":[35],"cascading":[37,73],"of":[38,74,89,122,167,218,230],"multiple":[39],"gates.":[40],"new":[42,79],"realizes":[45],"three":[46],"input":[47],"single":[52],"gate":[53,94,131,141,160,186,196],"and":[54,97,133,164,171,173,177,185,203,228],"can":[55],"be":[56],"further":[57],"extended":[58],"for":[59],"high":[60],"circuits.":[62],"circuits":[64],"based":[65],"on":[66],"proposed":[68,96,137,156,232],"reduce":[71],"by":[76],"using":[77,104],"circuit":[80],"element":[81],"called":[82],"quad-coupled":[84],"(QC)":[85],"cell.":[86],"3-input":[91],"exclusive-OR":[92],"(XOR3)":[93],"is":[95,118,152,209,222],"compared":[98,119,190],"with":[99,108],"XOR3":[102,140,145,159,195],"LT":[105],"SPICE":[106],"simulations":[107],"PTM":[109],"90[Formula:":[110],"see":[111],"text]nm":[112],"CMOS":[113],"technology":[114],"parameters.":[115,150],"performance":[117,149,204],"terms":[121],"propagation":[123,180],"delay,":[124,181],"power":[125,127,182],"consumption,":[126,183],"delay":[128],"product":[129],"(PDP),":[130],"count":[132,187],"transistor":[134],"count.":[135],"PFSCL":[138,144,157,194],"QC":[139,158,233],"outperforms":[142],"all":[148],"It":[151],"observed":[153],"achieves":[161],"maximum":[163],"minimum":[165],"reduction":[166],"81%,":[168],"86%,":[169,176],"97%":[170],"87.5%":[172],"73%,":[174],"50%,":[175],"50%":[178],"PDP":[184],"values":[188],"as":[189],"conventional":[193],"respectively.":[197],"Furthermore,":[198],"Monte":[200],"Carlo":[201],"analysis":[202],"across":[205],"various":[206],"process":[207],"corners":[208],"performed":[210],"ensure":[212],"robustness.":[213],"Additionally,":[214],"example":[217],"full":[220],"adder":[221],"added":[223],"demonstrate":[225],"versatility":[227],"applicability":[229],"complex":[237],"circuitry.":[239]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-06-01T00:00:00"}