{"id":"https://openalex.org/W4400581401","doi":"https://doi.org/10.1142/s0218126625500082","title":"Efficient Hardware Architecture Design of Radix-22 Fast Fourier Transform Using Coordinate Rotation Digital Computer","display_name":"Efficient Hardware Architecture Design of Radix-22 Fast Fourier Transform Using Coordinate Rotation Digital Computer","publication_year":2024,"publication_date":"2024-07-12","ids":{"openalex":"https://openalex.org/W4400581401","doi":"https://doi.org/10.1142/s0218126625500082"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126625500082","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126625500082","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064595082","display_name":"Kaushik Das","orcid":"https://orcid.org/0000-0002-3467-1182"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kaushik Das","raw_affiliation_strings":["Department of Electronics and Communication Engineering, GLA University, Mathura, Uttar Pradesh, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, GLA University, Mathura, Uttar Pradesh, India","institution_ids":["https://openalex.org/I82571370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046717391","display_name":"Sambhu Nath Pradhan","orcid":"https://orcid.org/0000-0002-5461-6535"},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sambhu Nath Pradhan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Agartala, Tripura, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Agartala, Tripura, India","institution_ids":["https://openalex.org/I196486160"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103003705","display_name":"Abhishek Bhattacharjee","orcid":"https://orcid.org/0000-0002-9664-1050"},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhishek Bhattacharjee","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Agartala, Tripura, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Agartala, Tripura, India","institution_ids":["https://openalex.org/I196486160"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064595082"],"corresponding_institution_ids":["https://openalex.org/I82571370"],"apc_list":null,"apc_paid":null,"fwci":1.5001,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.82176893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"33","issue":"18","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6499833464622498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5464261770248413},{"id":"https://openalex.org/keywords/rotation","display_name":"Rotation (mathematics)","score":0.43981242179870605},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4250478744506836},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37003087997436523},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36533573269844055},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17009082436561584}],"concepts":[{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6499833464622498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5464261770248413},{"id":"https://openalex.org/C74050887","wikidata":"https://www.wikidata.org/wiki/Q848368","display_name":"Rotation (mathematics)","level":2,"score":0.43981242179870605},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4250478744506836},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37003087997436523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36533573269844055},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17009082436561584},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126625500082","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126625500082","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W124596592","https://openalex.org/W1969826591","https://openalex.org/W1976417528","https://openalex.org/W1992425642","https://openalex.org/W2025070826","https://openalex.org/W2046938074","https://openalex.org/W2083416315","https://openalex.org/W2097780146","https://openalex.org/W2099662985","https://openalex.org/W2099788829","https://openalex.org/W2103110226","https://openalex.org/W2119329660","https://openalex.org/W2143266288","https://openalex.org/W2158763757","https://openalex.org/W2312163514","https://openalex.org/W2760657028","https://openalex.org/W2799420360","https://openalex.org/W2799976489","https://openalex.org/W2889015088","https://openalex.org/W2902306850","https://openalex.org/W2905521604","https://openalex.org/W3025130152","https://openalex.org/W3086223633","https://openalex.org/W3118006162","https://openalex.org/W3147354744","https://openalex.org/W4248058491","https://openalex.org/W4286229608","https://openalex.org/W4313147184","https://openalex.org/W4364375957","https://openalex.org/W4381486429","https://openalex.org/W4396968955"],"related_works":["https://openalex.org/W2390348052","https://openalex.org/W2065566231","https://openalex.org/W2390600871","https://openalex.org/W2363399630","https://openalex.org/W2148867666","https://openalex.org/W2074772664","https://openalex.org/W2147481850","https://openalex.org/W2387078853","https://openalex.org/W2374455716","https://openalex.org/W2363990172"],"abstract_inverted_index":{"The":[0,85,104,141,159,227],"fast":[1],"Fourier":[2,14],"transform":[3,15],"(FFT)":[4],"is":[5,28,62,111],"a":[6,48,77,153,166],"widely":[7],"used":[8],"algorithm":[9],"for":[10,30,46],"computing":[11],"the":[12,93,114,117,122,191,201,215,241],"discrete":[13],"(DFT)":[16],"in":[17,65],"real-time":[18,32],"signal":[19],"processing.":[20],"Achieving":[21],"high":[22],"performance":[23],"with":[24,82,121],"minimal":[25,175],"resource":[26],"usage":[27],"crucial":[29],"any":[31],"application.":[33],"This":[34],"paper":[35],"introduces":[36],"an":[37,206,220],"architecture":[38,110],"based":[39],"on":[40,152],"coordinate":[41],"rotation":[42],"digital":[43],"computer":[44],"(CORDIC)":[45],"implementing":[47],"radix-[Formula:":[49,106,161],"see":[50,107,162,171,186,188,210],"text]":[51,108,163],"FFT.":[52],"Traditional":[53],"FFT":[54,83,109,118,131,143,164,203,217,229,235,239],"implementations":[55],"require":[56],"complex":[57],"twiddle":[58],"factor":[59],"multiplications,":[60],"which":[61],"not":[63],"cost-effective":[64],"terms":[66],"of":[67,116,124,129,169,179,208,222],"hardware":[68,102],"utilization.":[69,103],"To":[70],"address":[71],"this":[72],"issue,":[73],"we":[74],"have":[75,198,231],"proposed":[76,86,142,192,228],"radix-8":[78,87,125],"CORDIC-based":[79],"approach":[80],"integrated":[81],"computation.":[84],"CORDIC":[88],"requires":[89],"fewer":[90],"stages":[91],"than":[92,240],"conventional":[94],"radix-2":[95],"CORDIC,":[96],"enhancing":[97],"computational":[98],"efficiency":[99],"and":[100,138,150,173,214,236],"reducing":[101],"feedforward":[105],"presented":[112],"where":[113],"butterflies":[115],"are":[119,133,145],"computed":[120],"help":[123],"CORDIC.":[126],"A":[127],"total":[128],"three":[130],"architectures":[132,144],"developed":[134,146],"supporting":[135],"16-,":[136],"1024-":[137],"2048-point":[139,216],"FFTs.":[140],"using":[147],"Verilog-HDL":[148],"code":[149],"implemented":[151],"Virtex-7":[154],"field-programmable":[155],"gate":[156],"array":[157],"(FPGA).":[158],"FPGA-based":[160,193],"achieves":[165],"clock":[167],"frequency":[168],"323.4[Formula:":[170],"text]MHz":[172],"utilizes":[174],"FPGA":[176],"resources.":[177],"Processing":[178],"2048":[180],"data":[181],"samples":[182],"takes":[183],"only":[184],"4.06[Formula:":[185],"text][Formula:":[187],"text]S":[189],"by":[190],"design.":[194],"Additionally,":[195],"two":[196],"ASICs":[197,230],"been":[199],"designed:":[200],"1024-point":[202],"ASIC":[204,218],"occupies":[205,219],"area":[207,221,233],"1.079[Formula:":[209],"text]mm":[211],"2":[212,225],",":[213],"1.544":[223],"mm":[224],".":[226],"better-normalized":[232],"per":[234,238],"energy":[237],"state-of-the-art":[242],"designs.":[243]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2024-07-13T00:00:00"}