{"id":"https://openalex.org/W4389856805","doi":"https://doi.org/10.1142/s0218126624501809","title":"Realization of <i>n</i>th Order Wave Active Low-Pass Filter Using Differential Difference Current Conveyor","display_name":"Realization of <i>n</i>th Order Wave Active Low-Pass Filter Using Differential Difference Current Conveyor","publication_year":2023,"publication_date":"2023-12-17","ids":{"openalex":"https://openalex.org/W4389856805","doi":"https://doi.org/10.1142/s0218126624501809"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126624501809","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126624501809","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043308297","display_name":"Sweta Kumari","orcid":"https://orcid.org/0000-0002-8727-9037"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sweta Kumari","raw_affiliation_strings":["Department of Electronics and Communication, Delhi Technological University, Bawana Road, Delhi, New Delhi 110042, India"],"raw_orcid":"https://orcid.org/0000-0002-8727-9037","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, Delhi Technological University, Bawana Road, Delhi, New Delhi 110042, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061244760","display_name":"Deva Nand","orcid":"https://orcid.org/0000-0002-0860-1121"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deva Nand","raw_affiliation_strings":["Department of Electronics and Communication, Delhi Technological University, Bawana Road, Delhi, New Delhi 110042, India"],"raw_orcid":"https://orcid.org/0000-0002-0860-1121","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, Delhi Technological University, Bawana Road, Delhi, New Delhi 110042, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I863896202"],"apc_list":null,"apc_paid":null,"fwci":0.3888,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.56279435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"33","issue":"10","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.7951159477233887},{"id":"https://openalex.org/keywords/active-filter","display_name":"Active filter","score":0.6628823280334473},{"id":"https://openalex.org/keywords/butterworth-filter","display_name":"Butterworth filter","score":0.636522114276886},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.6199854612350464},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5434988737106323},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.5167621970176697},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.4798016846179962},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.47162890434265137},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43449270725250244},{"id":"https://openalex.org/keywords/voltage-controlled-filter","display_name":"Voltage-controlled filter","score":0.42265984416007996},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4154531955718994},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.4123212397098541},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36000001430511475},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28417834639549255},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2803492546081543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23896723985671997},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20450663566589355}],"concepts":[{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.7951159477233887},{"id":"https://openalex.org/C85899133","wikidata":"https://www.wikidata.org/wiki/Q557211","display_name":"Active filter","level":3,"score":0.6628823280334473},{"id":"https://openalex.org/C70757512","wikidata":"https://www.wikidata.org/wiki/Q1018162","display_name":"Butterworth filter","level":5,"score":0.636522114276886},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.6199854612350464},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5434988737106323},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.5167621970176697},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.4798016846179962},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.47162890434265137},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43449270725250244},{"id":"https://openalex.org/C126955663","wikidata":"https://www.wikidata.org/wiki/Q1638353","display_name":"Voltage-controlled filter","level":5,"score":0.42265984416007996},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4154531955718994},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.4123212397098541},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36000001430511475},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28417834639549255},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2803492546081543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23896723985671997},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20450663566589355}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126624501809","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126624501809","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1532637660","https://openalex.org/W1967223958","https://openalex.org/W1977614822","https://openalex.org/W2015033552","https://openalex.org/W2017834673","https://openalex.org/W2019806694","https://openalex.org/W2087461165","https://openalex.org/W2098342684","https://openalex.org/W2101105282","https://openalex.org/W2151713458","https://openalex.org/W2342866821","https://openalex.org/W2740449540","https://openalex.org/W3042093246","https://openalex.org/W3118148730","https://openalex.org/W3134266744"],"related_works":["https://openalex.org/W2323335032","https://openalex.org/W2150714587","https://openalex.org/W2132465642","https://openalex.org/W2481624947","https://openalex.org/W1492592725","https://openalex.org/W2065462772","https://openalex.org/W4385692266","https://openalex.org/W4245877442","https://openalex.org/W2988227767","https://openalex.org/W2783964349"],"abstract_inverted_index":{"A":[0],"wave":[1,25,29,36,67],"active":[2,19,37,41,68],"filter":[3,20,115,119,148],"(WAF)":[4],"based":[5],"on":[6,24,172],"a":[7,45,49,103,106],"differential":[8],"difference":[9],"current":[10],"conveyor":[11],"(DDCC)":[12],"is":[13,31,58,95,138],"presented":[14],"in":[15],"this":[16],"paper.":[17],"An":[18],"formation":[21],"depends":[22],"entirely":[23],"quantity":[26],"processing.":[27],"The":[28,52,135],"method":[30],"demonstrated":[32],"for":[33,109,141,169],"the":[34,55,60,66,81,118],"basic":[35],"elements":[38],"(WAEs)":[39],"of":[40,54,91],"filters":[42],"such":[43,70],"as":[44,71,83],"series":[46],"inductor":[47],"and":[48,76,111,131,156],"shunt":[50],"capacitor.":[51],"novelty":[53],"proposed":[56,136],"work":[57],"that":[59],"mathematical":[61],"operations":[62],"required":[63],"to":[64,93,101],"implement":[65],"components,":[69],"lossy":[72],"integration-subtraction;":[73],"subtraction;":[74],"summation":[75],"inverter,":[77],"are":[78,121],"performed":[79],"using":[80,105,153,158],"DDCC":[82,108],"an":[84],"analog":[85],"building":[86],"block":[87],"(ABB).":[88],"Designing":[89],"WAFs":[90],"lower":[92,110],"higher-order":[94,112],"extremely":[96],"challenging,":[97],"i.e.,":[98],"great":[99],"motivation":[100],"propose":[102],"WFA":[104,137],"CMOS-based":[107],"low-pass":[113,146],"Butterworth":[114,147],"topologies.":[116],"Additionally,":[117],"performances":[120],"verified":[122,140],"through":[123],"noise":[124],"analysis,":[125],"percentage":[126],"total":[127],"harmonic":[128],"distortion":[129],"(%THD)":[130],"Monte":[132],"Carlo":[133],"analysis.":[134],"theoretically":[139],"[Formula:":[142,162,173],"see":[143,151,163,174,176],"text]th":[144],"order":[145],"designs":[149],"([Formula:":[150],"text])":[152],"DDCC-based":[154],"WAEs":[155],"validated":[157],"SPICE":[159],"simulations":[160],"with":[161],"text]m":[164],"TSMC":[165],"CMOS":[166],"technology":[167],"parameters":[168],"DDCC,":[170],"operating":[171],"text][Formula:":[175],"text]V.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}