{"id":"https://openalex.org/W4310272945","doi":"https://doi.org/10.1142/s0218126623501712","title":"Modified Dual Mode Transmission Gate Diffusion Input Logic for Improving Energy Efficiency","display_name":"Modified Dual Mode Transmission Gate Diffusion Input Logic for Improving Energy Efficiency","publication_year":2022,"publication_date":"2022-11-27","ids":{"openalex":"https://openalex.org/W4310272945","doi":"https://doi.org/10.1142/s0218126623501712"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126623501712","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623501712","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051960681","display_name":"Neetika Yadav","orcid":"https://orcid.org/0000-0002-4765-2589"},"institutions":[{"id":"https://openalex.org/I191972202","display_name":"Amity University","ror":"https://ror.org/02n9z0v62","country_code":"IN","type":"education","lineage":["https://openalex.org/I191972202"]},{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neetika Yadav","raw_affiliation_strings":["Amity Institute of Space Science and Technology, Amity University, Noida 201303, India","Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amity Institute of Space Science and Technology, Amity University, Noida 201303, India","institution_ids":["https://openalex.org/I191972202"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022476734","display_name":"Neeta Pandey","orcid":"https://orcid.org/0000-0003-2911-7061"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeta Pandey","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India"],"raw_orcid":"https://orcid.org/0000-0003-2911-7061","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061244760","display_name":"Deva Nand","orcid":"https://orcid.org/0000-0002-0860-1121"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deva Nand","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10430349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"10","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7541650533676147},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.6709563732147217},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6513940691947937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5845497846603394},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5712677240371704},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5586362481117249},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5501209497451782},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5292387008666992},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5153478980064392},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.4812638461589813},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46718505024909973},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4577140212059021},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4529017210006714},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42889857292175293},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4285629093647003},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.41568782925605774},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33222049474716187},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22029149532318115},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2105596661567688},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15846192836761475},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12255704402923584},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0712909996509552}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7541650533676147},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.6709563732147217},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6513940691947937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5845497846603394},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5712677240371704},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5586362481117249},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5501209497451782},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5292387008666992},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5153478980064392},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.4812638461589813},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46718505024909973},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4577140212059021},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4529017210006714},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42889857292175293},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4285629093647003},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.41568782925605774},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33222049474716187},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22029149532318115},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2105596661567688},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15846192836761475},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12255704402923584},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0712909996509552},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126623501712","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623501712","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1491093261","https://openalex.org/W1518236483","https://openalex.org/W1598341975","https://openalex.org/W1975331880","https://openalex.org/W2009441606","https://openalex.org/W2037299409","https://openalex.org/W2127656032","https://openalex.org/W2243815476","https://openalex.org/W2462681774","https://openalex.org/W2743095234","https://openalex.org/W2904320587","https://openalex.org/W3037475727","https://openalex.org/W3044990673","https://openalex.org/W3158849892","https://openalex.org/W3159757863","https://openalex.org/W4248779805"],"related_works":["https://openalex.org/W2151908724","https://openalex.org/W2160406374","https://openalex.org/W3084052796","https://openalex.org/W1996743178","https://openalex.org/W31956781","https://openalex.org/W2967156198","https://openalex.org/W2998002330","https://openalex.org/W3009767082","https://openalex.org/W4310272945","https://openalex.org/W4213237977"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"modified":[4],"energy-efficient":[5],"Dual":[6],"Mode":[7],"Transmission":[8],"Gate":[9],"Diffusion":[10],"Input":[11],"(DMTGDI)":[12],"design":[13,29,32,52],"and":[14,30,35,40,65,73,109,117,164,176,199],"is":[15,33,53,81,102,132,142,184],"termed":[16],"as":[17,169],"M-DMTGDI.":[18],"A":[19],"contention":[20],"issue":[21],"in":[22,49,59,104,114,136,182,187],"dynamic":[23,118,137],"mode":[24,57,138,141],"operation":[25],"of":[26,68,99,106,122,127,150,161],"existing":[27,50],"DMTGDI":[28,51,177],"DMPL":[31,175],"identified":[34],"illustrated":[36],"through":[37],"mathematical":[38],"formulation":[39],"simulations.":[41],"To":[42],"resolve":[43],"this":[44],"concern,":[45],"the":[46,60,100,125,128,130,147,151,193],"pre-charge/pre-discharge":[47],"transistor":[48],"replaced":[54],"by":[55],"dual":[56],"inverter":[58],"proposal.":[61],"The":[62,97,120,154,180],"functional":[63],"verification":[64],"performance":[66,98],"comparison":[67],"NAND,":[69],"NOR,":[70],"XOR":[71],"gates":[72,168],"1-bit":[74,188],"full":[75,189],"adder":[76,190],"based":[77],"on":[78],"proposed":[79,155],"M-DMTGDI":[80,152],"carried":[82],"out":[83],"using":[84,93],"90":[85],"nm":[86],"BSIM4":[87],"model":[88],"card":[89],"for":[90,166],"bulk":[91],"CMOS":[92],"Symica":[94],"DE":[95],"tool.":[96],"circuits":[101],"evaluated":[103],"terms":[105],"power,":[107],"delay":[108],"Power":[110],"Delay":[111],"Product":[112],"(PDP)":[113],"both":[115],"static":[116,140],"modes.":[119],"variation":[121],"PDP":[123,159,183],"with":[124],"ratio":[126],"time":[129],"circuit":[131,191],"designed":[133],"to":[134,145,171],"run":[135],"against":[139],"also":[143],"investigated":[144],"analyze":[146],"energy":[148],"efficiency":[149],"design.":[153],"approach":[156],"offers":[157],"maximum":[158],"reduction":[160,181],"33.52%,":[162],"99.39%":[163],"96.61%":[165],"2-input":[167],"compared":[170],"their":[172],"footed":[173],"DML,":[174],"counterparts,":[178],"respectively.":[179,201],"quite":[185],"significant":[186],"where":[192],"corresponding":[194],"values":[195],"are":[196],"94.18%,":[197],"99.41%":[198],"99.79%,":[200]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}