{"id":"https://openalex.org/W4307711996","doi":"https://doi.org/10.1142/s0218126623501475","title":"Analog Compatible Logic Functions Using EXCCIIs and an Extended Application for Sigmoid Activation Function","display_name":"Analog Compatible Logic Functions Using EXCCIIs and an Extended Application for Sigmoid Activation Function","publication_year":2022,"publication_date":"2022-10-28","ids":{"openalex":"https://openalex.org/W4307711996","doi":"https://doi.org/10.1142/s0218126623501475"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126623501475","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623501475","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049755553","display_name":"Sudhanshu Maheshwari","orcid":"https://orcid.org/0000-0003-4727-022X"},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sudhanshu Maheshwari","raw_affiliation_strings":["Department of Electronics Engineering, Aligarh Muslim University, Aligarh, Uttar Pradesh, India"],"raw_orcid":"https://orcid.org/0000-0003-4727-022X","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Aligarh Muslim University, Aligarh, Uttar Pradesh, India","institution_ids":["https://openalex.org/I171210897"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5049755553"],"corresponding_institution_ids":["https://openalex.org/I171210897"],"apc_list":null,"apc_paid":null,"fwci":0.277,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53914895,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"32","issue":"09","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sigmoid-function","display_name":"Sigmoid function","score":0.5849291086196899},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5701277852058411},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5698608160018921},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.544022262096405},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5188737511634827},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49068963527679443},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.49067437648773193},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4825650751590729},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.45835697650909424},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4496685266494751},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.44781118631362915},{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.440673291683197},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4260622560977936},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38249728083610535},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3716523051261902},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2208290994167328},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2194196879863739},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.20789748430252075},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.17088207602500916},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09624546766281128}],"concepts":[{"id":"https://openalex.org/C81388566","wikidata":"https://www.wikidata.org/wiki/Q526668","display_name":"Sigmoid function","level":3,"score":0.5849291086196899},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5701277852058411},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5698608160018921},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.544022262096405},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5188737511634827},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49068963527679443},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.49067437648773193},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4825650751590729},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.45835697650909424},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4496685266494751},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.44781118631362915},{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.440673291683197},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4260622560977936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38249728083610535},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3716523051261902},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2208290994167328},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2194196879863739},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.20789748430252075},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.17088207602500916},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09624546766281128},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126623501475","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623501475","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1931331725","https://openalex.org/W1983279741","https://openalex.org/W2050676600","https://openalex.org/W2737096304","https://openalex.org/W2774131125","https://openalex.org/W2806708018","https://openalex.org/W2921015455","https://openalex.org/W2924252827","https://openalex.org/W2963846822","https://openalex.org/W2994753841","https://openalex.org/W3011603262","https://openalex.org/W3085552485","https://openalex.org/W3114559990","https://openalex.org/W3118707936","https://openalex.org/W3129667325","https://openalex.org/W3130822715","https://openalex.org/W3131852626"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2102653533","https://openalex.org/W2049889603","https://openalex.org/W2020551446","https://openalex.org/W4242766712","https://openalex.org/W2112242076","https://openalex.org/W2348762761","https://openalex.org/W1491122910","https://openalex.org/W1902382435","https://openalex.org/W2032786864"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"the":[3,39,58,71,126,130,161,176,196,200,208,213],"use":[4,50,124],"of":[5,51,125,210,216,221],"an":[6,152,169,223],"extra":[7],"X":[8],"current":[9,68,215],"conveyor":[10],"(EXCCII)":[11],"for":[12,17,81,107,113,116,135,155,227],"realizing":[13,228],"logic":[14,30,83,86,142],"operations,":[15],"suited":[16],"mixed":[18,156],"signal":[19,137,157],"design,":[20,159],"without":[21],"necessitating":[22],"separate":[23],"digital":[24,229],"blocks.":[25],"The":[26,49,65,78,97,123,139,218],"NOR":[27,117],"and":[28,85,94,199],"OR":[29],"functions":[31,230],"are":[32,145,192],"thus":[33,150],"shown":[34,180],"to":[35,103,163,181],"be":[36,104],"realized":[37],"using":[38],"current-mode":[40,127,136],"analog":[41,148,224],"building":[42,225],"block":[43,226],"operable":[44,61],"at":[45,62],"a":[46,164,183],"low":[47,63],"voltage.":[48,64],"[Formula:":[52,75],"see":[53,76],"text]":[54],"V":[55],"supply":[56],"makes":[57,129],"new":[59,131,140],"circuits":[60,144],"EXCCII":[66],"bias":[67,214],"used":[69],"in":[70,172,207,212],"design":[72,166],"is":[73,101,179,204],"25":[74],"text]A.":[77],"input":[79],"currents":[80],"defining":[82],"0":[84,92],"1":[87],"are,":[88],"respectively,":[89],"taken":[90],"as":[91],"mA":[93],"0.5":[95],"mA.":[96],"proposed":[98,132,141,177],"circuits\u2019":[99],"delay":[100],"found":[102],"10":[105],"ns":[106,112],"low-to-high":[108],"transition,":[109],"while":[110],"2":[111],"high-to-low":[114],"transition":[115],"gate":[118],"under":[119],"capacitive":[120],"loading":[121],"conditions.":[122],"approach":[128,220],"circuit":[133,178],"apt":[134],"processing.":[138],"function":[143,186],"compatible":[146],"with":[147,187,234],"circuits,":[149],"providing":[151],"easy":[153],"merger":[154],"systems":[158],"paving":[160],"way":[162],"modular":[165],"approach.":[167],"As":[168],"extended":[170],"application":[171],"artificial":[173],"neural":[174],"networks,":[175],"generate":[182],"sigmoid":[184],"activation":[185],"convincing":[188],"results.":[189],"Several":[190],"results":[191],"included":[193],"by":[194],"varying":[195],"reference":[197],"current,":[198],"circuit\u2019s":[201],"robustness":[202],"aspect":[203],"also":[205],"tested":[206],"presence":[209],"fluctuation":[211],"EXCCII.":[217],"novel":[219],"utilizing":[222],"is,":[231],"therefore,":[232],"verified":[233],"promising":[235],"future":[236],"applications.":[237]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}