{"id":"https://openalex.org/W4307638781","doi":"https://doi.org/10.1142/s0218126623501347","title":"Diode Connected Transistor-Based Low PDP Adiabatic Full Adder in 7 nm FINFET Technology for MIMO Applications","display_name":"Diode Connected Transistor-Based Low PDP Adiabatic Full Adder in 7 nm FINFET Technology for MIMO Applications","publication_year":2022,"publication_date":"2022-10-27","ids":{"openalex":"https://openalex.org/W4307638781","doi":"https://doi.org/10.1142/s0218126623501347"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126623501347","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623501347","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011827560","display_name":"Arikrishnan Venkatesan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Venkatesan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Kingston Engineering College, Vellore, Tamilnadu, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Kingston Engineering College, Vellore, Tamilnadu, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003411338","display_name":"P. T. Vanathi","orcid":"https://orcid.org/0000-0002-1343-9886"},"institutions":[{"id":"https://openalex.org/I4210109528","display_name":"PSG INSTITUTE OF TECHNOLOGY AND APPLIED RESEARCH","ror":"https://ror.org/01sa9ng67","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109528"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. T. Vanathi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, PSG College of Technology, Coimbatore, Tamilnadu, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, PSG College of Technology, Coimbatore, Tamilnadu, India","institution_ids":["https://openalex.org/I4210109528"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112962960","display_name":"M. Elangovan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"M. Elangovan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Government College of Engineering, Srirangam, Trichy, Tamilnadu, India"],"raw_orcid":"https://orcid.org/0000-0002-6318-0286","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Government College of Engineering, Srirangam, Trichy, Tamilnadu, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112962960"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0883,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.39277615,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"32","issue":"08","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8456857204437256},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.747786283493042},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6768998503684998},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6381592750549316},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5691327452659607},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4750126302242279},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44829419255256653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35865047574043274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.340695321559906},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20749855041503906},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.15852639079093933}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8456857204437256},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.747786283493042},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6768998503684998},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6381592750549316},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5691327452659607},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4750126302242279},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44829419255256653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35865047574043274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.340695321559906},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20749855041503906},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.15852639079093933}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126623501347","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623501347","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W3047155925","https://openalex.org/W3081566203","https://openalex.org/W3212859349"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W2015155483","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W4385009842"],"abstract_inverted_index":{"Full":[0],"adders":[1,126,159,185],"are":[2,63,127,142,160],"a":[3,54,77],"core":[4],"component":[5],"and":[6,76,119,139,151,191,204],"play":[7],"an":[8,71],"essential":[9],"role":[10],"in":[11,40,73,104,181,216],"the":[12,27,67,100,143,146,157,170,173,178,184,193,217,223],"design":[13,24,49],"of":[14,29,33,102,106,145,156,164,195],"contemporary":[15],"very-large-scale":[16],"integration":[17],"(VLSI)":[18],"integrated":[19],"circuits.":[20],"Low-power,":[21],"high-speed":[22],"adder":[23,175],"has":[25,50,213],"been":[26,51,86,214],"subject":[28],"numerous":[30],"different":[31],"sorts":[32],"research.":[34],"The":[35,42],"never-ending":[36],"process":[37],"is":[38,206],"still":[39],"progress.":[41],"saturation":[43],"point":[44],"for":[45],"MOS-based":[46],"VLSI":[47,90,94],"circuit":[48],"reached.":[52],"As":[53],"consequence,":[55],"many":[56],"additional":[57],"issues":[58],"arise":[59],"when":[60],"MOS":[61,107],"devices":[62],"scaled":[64],"down":[65],"to":[66,79,169,183],"nanoscale":[68,93],"range,":[69],"including":[70],"increase":[72],"leakage":[74],"power":[75,190],"vulnerability":[78],"PVT":[80],"variation.":[81],"Hence,":[82],"MOSFET":[83],"alternatives":[84],"have":[85],"looked":[87],"after":[88],"by":[89],"industries.":[91],"Future":[92],"circuits":[95],"would":[96],"benefit":[97],"greatly":[98],"from":[99],"use":[101],"FINFETs":[103],"place":[105],"transistors.":[108],"In":[109],"this":[110],"paper,":[111],"two":[112],"diode-connected":[113],"transistors-based":[114],"low":[115],"power,":[116],"high":[117],"speed,":[118,150],"low-power\u2013delay":[120],"product":[121,153],"(PDP)":[122,154],"adiabatic":[123],"logic":[124],"full":[125,166],"proposed":[128,147,158,174],"using":[129,222],"7":[130,209],"nm":[131,210],"technology.":[132],"DCT":[133,135,137,140],"TSAA-I,":[134],"TSAA-II,":[136],"TCAA-I,":[138],"TCAA-II":[141],"names":[144],"structures.":[148],"Power,":[149],"power\u2013delay":[152],"performance":[155],"compared":[161],"with":[162],"those":[163],"traditional":[165],"adders.":[167],"According":[168],"simulation":[171,225],"outcomes,":[172],"architectures":[176],"offer":[177],"least":[179],"PDP":[180],"comparison":[182],"taken":[186],"into":[187],"consideration.":[188],"On":[189],"delay,":[192],"impact":[194],"changing":[196],"variables":[197],"like":[198],"temperature,":[199],"supply":[200],"voltage,":[201],"load":[202],"capacitance,":[203],"frequency":[205],"seen.":[207],"A":[208],"FINFET":[211],"model":[212],"used":[215],"simulations,":[218],"which":[219],"were":[220],"conducted":[221],"Hspice":[224],"tool.":[226]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}
