{"id":"https://openalex.org/W4303449435","doi":"https://doi.org/10.1142/s0218126623501232","title":"New FTFN-Based Tunable Memristor Emulator Circuit and its Mutation to Meminductor and Memcapacitor Emulators","display_name":"New FTFN-Based Tunable Memristor Emulator Circuit and its Mutation to Meminductor and Memcapacitor Emulators","publication_year":2022,"publication_date":"2022-10-07","ids":{"openalex":"https://openalex.org/W4303449435","doi":"https://doi.org/10.1142/s0218126623501232"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126623501232","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623501232","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056557615","display_name":"Kapil Bhardwaj","orcid":"https://orcid.org/0000-0001-8592-5907"},"institutions":[{"id":"https://openalex.org/I187761245","display_name":"National Institute of Technology Jamshedpur","ror":"https://ror.org/01sebzx27","country_code":"IN","type":"education","lineage":["https://openalex.org/I187761245"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kapil Bhardwaj","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Jamshedpur, 831014 Jamshedpur, Jharkhand, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Jamshedpur, 831014 Jamshedpur, Jharkhand, India","institution_ids":["https://openalex.org/I187761245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036607046","display_name":"Ravuri Narayana","orcid":null},"institutions":[{"id":"https://openalex.org/I187761245","display_name":"National Institute of Technology Jamshedpur","ror":"https://ror.org/01sebzx27","country_code":"IN","type":"education","lineage":["https://openalex.org/I187761245"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ravuri Narayana","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Jamshedpur, 831014 Jamshedpur, Jharkhand, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Jamshedpur, 831014 Jamshedpur, Jharkhand, India","institution_ids":["https://openalex.org/I187761245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068220260","display_name":"Mayank Srivastava","orcid":"https://orcid.org/0000-0003-0963-2605"},"institutions":[{"id":"https://openalex.org/I187761245","display_name":"National Institute of Technology Jamshedpur","ror":"https://ror.org/01sebzx27","country_code":"IN","type":"education","lineage":["https://openalex.org/I187761245"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Mayank Srivastava","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Jamshedpur, 831014 Jamshedpur, Jharkhand, India"],"raw_orcid":"https://orcid.org/0000-0003-0963-2605","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Jamshedpur, 831014 Jamshedpur, Jharkhand, India","institution_ids":["https://openalex.org/I187761245"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5068220260"],"corresponding_institution_ids":["https://openalex.org/I187761245"],"apc_list":null,"apc_paid":null,"fwci":0.3534,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.55969962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"32","issue":"07","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8373678922653198},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5820962190628052},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5656896233558655},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.5005199909210205},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.47658392786979675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46826961636543274},{"id":"https://openalex.org/keywords/breadboard","display_name":"Breadboard","score":0.4465640187263489},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4066452085971832},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.40093350410461426},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32783326506614685},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2213345766067505},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11555790901184082}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8373678922653198},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5820962190628052},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5656896233558655},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.5005199909210205},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.47658392786979675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46826961636543274},{"id":"https://openalex.org/C14116294","wikidata":"https://www.wikidata.org/wiki/Q174334","display_name":"Breadboard","level":2,"score":0.4465640187263489},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4066452085971832},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.40093350410461426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32783326506614685},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2213345766067505},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11555790901184082},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126623501232","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623501232","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1529701419","https://openalex.org/W1598205000","https://openalex.org/W1994538679","https://openalex.org/W1996514271","https://openalex.org/W2017466049","https://openalex.org/W2047075612","https://openalex.org/W2054650884","https://openalex.org/W2063357061","https://openalex.org/W2068459887","https://openalex.org/W2080303570","https://openalex.org/W2086775967","https://openalex.org/W2100051808","https://openalex.org/W2106030429","https://openalex.org/W2112181056","https://openalex.org/W2146839922","https://openalex.org/W2162268518","https://openalex.org/W2162651880","https://openalex.org/W2327817986","https://openalex.org/W2561404787","https://openalex.org/W2570000779","https://openalex.org/W2714115362","https://openalex.org/W2735649846","https://openalex.org/W2740764078","https://openalex.org/W2744490630","https://openalex.org/W2773847562","https://openalex.org/W2794955845","https://openalex.org/W2808312103","https://openalex.org/W2811339595","https://openalex.org/W2900815728","https://openalex.org/W2903763605","https://openalex.org/W2913955992","https://openalex.org/W2930651873","https://openalex.org/W2972336707","https://openalex.org/W2997421502","https://openalex.org/W3007782569","https://openalex.org/W3013592136","https://openalex.org/W3034685825","https://openalex.org/W3037823288","https://openalex.org/W3166850272","https://openalex.org/W3175143850","https://openalex.org/W3209376155","https://openalex.org/W3215052837","https://openalex.org/W4210376048","https://openalex.org/W4293812222"],"related_works":["https://openalex.org/W4210932496","https://openalex.org/W2486764712","https://openalex.org/W2505363616","https://openalex.org/W2773944788","https://openalex.org/W3175085777","https://openalex.org/W2188912586","https://openalex.org/W1508259329","https://openalex.org/W4234696731","https://openalex.org/W249123874","https://openalex.org/W1679847639"],"abstract_inverted_index":{"For":[0],"the":[1,30,56,63,76,93,97,100,113,119,142,147,180],"first":[2,64],"time,":[3],"a":[4,10,17,34,69],"new":[5],"memristor":[6,71,102,168],"emulator":[7,103],"structure":[8],"using":[9,128,172],"single":[11,35],"four-terminal":[12],"floating":[13],"nullor":[14],"(FTFN)":[15],"and":[16,38,47,106,177,179],"transconductance":[18],"stage":[19],"has":[20,59,151,169],"been":[21,60,123,153,170],"presented":[22,111,120],"with":[23,28,130],"tunable":[24],"circuit":[25,31,78,158],"configuration.":[26],"Along":[27],"that":[29],"requires":[32],"only":[33],"grounded":[36],"capacitance":[37],"two":[39],"external":[40],"MOS":[41],"transistors":[42],"to":[43,66,160],"realize":[44],"both":[45],"incremental":[46],"decremental":[48],"types":[49],"of":[50,55,92,99,146],"memductance":[51],"functions.":[52],"The":[53,80,136,165],"use":[54],"FTFN":[57],"block":[58],"demonstrated":[61],"for":[62],"time":[65],"build":[67],"such":[68],"compact":[70],"emulator,":[72],"which":[73,150],"fully":[74],"utilizes":[75],"employed":[77],"resources.":[79],"wide-band":[81],"operating":[82],"frequency":[83],"range":[84],"(1":[85],"kHz\u20133":[86],"MHz)":[87],"is":[88,109,184],"another":[89],"attractive":[90],"feature":[91],"proposed":[94,101,166],"emulator.":[95],"Moreover,":[96],"mutation":[98],"into":[104],"meminductor":[105],"memcapacitor":[107],"emulators":[108],"also":[110,152],"by":[112,125],"mutators":[114],"based":[115],"on":[116],"FTFN.":[117],"All":[118],"circuits":[121],"have":[122],"tested":[124],"performing":[126],"simulations":[127],"PSPICE":[129],"0.18-[Formula:":[131],"see":[132],"text]m":[133],"CMOS":[134],"technology.":[135],"generated":[137,181],"simulation":[138],"results":[139],"clearly":[140],"show":[141],"ideal":[143],"nonvolatile":[144],"nature":[145],"realized":[148],"memristor,":[149],"utilized":[154],"in":[155],"an":[156],"op-amp-based":[157],"designed":[159],"exhibit":[161],"associative":[162],"learning":[163],"phenomena.":[164],"FTFN-based":[167],"implemented":[171],"commercially":[173],"available":[174],"ICs,":[175],"LM13700,":[176],"AD844,":[178],"PHL":[182],"plot":[183],"discussed.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}