{"id":"https://openalex.org/W4296782934","doi":"https://doi.org/10.1142/s0218126623500913","title":"Optimized Fault-Tolerant Adder Design Using Error Analysis","display_name":"Optimized Fault-Tolerant Adder Design Using Error Analysis","publication_year":2022,"publication_date":"2022-09-20","ids":{"openalex":"https://openalex.org/W4296782934","doi":"https://doi.org/10.1142/s0218126623500913"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126623500913","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623500913","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074274534","display_name":"Sakali Raghavendra Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I39244652","display_name":"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram","ror":"https://ror.org/023c9pb11","country_code":"IN","type":"education","lineage":["https://openalex.org/I39244652"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sakali Raghavendra Kumar","raw_affiliation_strings":["Department of CSE, Indian Institute of Information Technology Design and Manufacturing Kancheepuram, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, Indian Institute of Information Technology Design and Manufacturing Kancheepuram, Chennai, India","institution_ids":["https://openalex.org/I39244652"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008761321","display_name":"Padmanabhan Balasubramanian","orcid":"https://orcid.org/0000-0001-9412-4773"},"institutions":[{"id":"https://openalex.org/I1340206300","display_name":"Defence Research and Development Organisation","ror":"https://ror.org/05k37v296","country_code":"IN","type":"government","lineage":["https://openalex.org/I1340206300","https://openalex.org/I2799351866","https://openalex.org/I4210150591"]},{"id":"https://openalex.org/I4210138561","display_name":"Research Centre Imarat","ror":"https://ror.org/03mw5zj47","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I2799351866","https://openalex.org/I4210138561","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P Balasubramanian","raw_affiliation_strings":["Research Centre of Imarat, Defence Research and Development Organisation, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Centre of Imarat, Defence Research and Development Organisation, Hyderabad, India","institution_ids":["https://openalex.org/I1340206300","https://openalex.org/I4210138561"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055987052","display_name":"Ramesh Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I1340206300","display_name":"Defence Research and Development Organisation","ror":"https://ror.org/05k37v296","country_code":"IN","type":"government","lineage":["https://openalex.org/I1340206300","https://openalex.org/I2799351866","https://openalex.org/I4210150591"]},{"id":"https://openalex.org/I4210138561","display_name":"Research Centre Imarat","ror":"https://ror.org/03mw5zj47","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I2799351866","https://openalex.org/I4210138561","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramesh Reddy","raw_affiliation_strings":["Research Centre of Imarat, Defence Research and Development Organisation, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Centre of Imarat, Defence Research and Development Organisation, Hyderabad, India","institution_ids":["https://openalex.org/I1340206300","https://openalex.org/I4210138561"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057539175","display_name":"Sreehari Veeramachaneni","orcid":"https://orcid.org/0000-0001-7744-4580"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sreehari Veeramachaneni","raw_affiliation_strings":["Department of ECE, Gokaraju Rangaraju Institute of Engineering and Technology, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Gokaraju Rangaraju Institute of Engineering and Technology, Hyderabad, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054158364","display_name":"Noor Mahammad Sk","orcid":"https://orcid.org/0000-0003-4708-4769"},"institutions":[{"id":"https://openalex.org/I39244652","display_name":"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram","ror":"https://ror.org/023c9pb11","country_code":"IN","type":"education","lineage":["https://openalex.org/I39244652"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Noor Mahammad Sk","raw_affiliation_strings":["Department of CSE, Indian Institute of Information Technology Design and Manufacturing Kancheepuram, Chennai, India"],"raw_orcid":"https://orcid.org/0000-0003-4708-4769","affiliations":[{"raw_affiliation_string":"Department of CSE, Indian Institute of Information Technology Design and Manufacturing Kancheepuram, Chennai, India","institution_ids":["https://openalex.org/I39244652"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054158364","https://openalex.org/A5074274534"],"corresponding_institution_ids":["https://openalex.org/I39244652"],"apc_list":null,"apc_paid":null,"fwci":0.3728,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.52600362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"32","issue":"06","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.894411563873291},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7762829065322876},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7424951791763306},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.7052685022354126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6882503032684326},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6822636723518372},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5704355239868164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5442143082618713},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5326454639434814},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3466663360595703},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3044086694717407},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1754075288772583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1647714376449585},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.0743492841720581}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.894411563873291},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7762829065322876},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7424951791763306},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.7052685022354126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6882503032684326},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6822636723518372},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5704355239868164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5442143082618713},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5326454639434814},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3466663360595703},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3044086694717407},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1754075288772583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1647714376449585},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.0743492841720581},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126623500913","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623500913","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1996411546","https://openalex.org/W2029252327","https://openalex.org/W2048324075","https://openalex.org/W2055305867","https://openalex.org/W2057734842","https://openalex.org/W2063207167","https://openalex.org/W2080447794","https://openalex.org/W2092367945","https://openalex.org/W2104489073","https://openalex.org/W2106635847","https://openalex.org/W2111535934","https://openalex.org/W2116060976","https://openalex.org/W2128248970","https://openalex.org/W2139494503","https://openalex.org/W2462790866","https://openalex.org/W2522616335","https://openalex.org/W2531844514","https://openalex.org/W2794208964","https://openalex.org/W2892492411","https://openalex.org/W3174835652","https://openalex.org/W4249475152"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W3008821054","https://openalex.org/W2797678940","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2000379092","https://openalex.org/W2153096481","https://openalex.org/W2148616436","https://openalex.org/W4245453130"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"are":[5,20],"often":[6],"used":[7,58],"in":[8,46,129],"space,":[9],"military,":[10],"and":[11,43,64,116,160,185],"commercial":[12],"applications":[13],"due":[14,27],"to":[15,24,28,66,93,104,124,149,153,191],"their":[16],"re-programmable":[17],"feature.":[18],"FPGAs":[19],"semiconductor":[21],"components":[22,45],"susceptible":[23],"soft":[25],"errors":[26],"radiation":[29],"effects.":[30],"Fault":[31],"tolerance":[32],"is":[33,53,62,77,121,147],"a":[34,100,117],"critical":[35],"feature":[36],"for":[37],"improving":[38],"the":[39,68,72,78,126,130,150,155,167,192],"reliability":[40],"of":[41,74,141],"electronic":[42,54],"computational":[44],"high-safety":[47],"applications.":[48],"Triple":[49],"Modular":[50],"Redundancy":[51],"(TMR)":[52],"systems\u2019":[55],"most":[56],"commonly":[57],"fault-tolerant":[59,87],"technique.":[60,108],"TMR":[61],"reliable":[63],"efficient":[65],"recover":[67],"single-event":[69],"upsets.":[70],"However,":[71],"limitation":[73],"this":[75],"technique":[76,110,134,146],"area":[79,95],"overhead.":[80,96],"Prior":[81],"work":[82,102],"has":[83,163],"proposed":[84,123,145],"many":[85],"conventional":[86],"approaches":[88],"that":[89],"have":[90],"been":[91,164],"unable":[92],"avoid":[94],"This":[97,109,133],"paper":[98],"introduces":[99],"novel":[101],"related":[103],"an":[105,113],"error":[106,114],"analysis-based":[107],"works":[111],"with":[112],"percentage,":[115],"preferential":[118],"algorithm,":[119],"which":[120],"also":[122],"reduce":[125],"hardware":[127,156],"complexity":[128],"existing":[131],"works.":[132],"can":[135],"be":[136],"applied":[137,148],"on":[138,166],"various":[139],"types":[140],"arithmetic":[142],"circuits.":[143],"The":[144,171],"adder":[151],"circuit":[152],"verify":[154],"usage,":[157],"power":[158,188],"consumption,":[159],"delay;":[161],"it":[162],"implemented":[165],"Proasic3e":[168],"3000":[169],"FPGA.":[170],"simulated":[172],"results":[173],"were":[174],"observed":[175],"as":[176,189],"39.89%":[177],"fewer":[178,182],"IO":[179],"cells,":[180,184],"47.10%":[181],"core":[183],"5.32%":[186],"less":[187],"compared":[190],"TMR-based":[193],"adder.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3}],"updated_date":"2026-08-05T07:39:15.569665","created_date":"2025-10-10T00:00:00"}