{"id":"https://openalex.org/W4295987283","doi":"https://doi.org/10.1142/s0218126623500408","title":"Design of a Configurable Third-Order Gm-C Filter Using QFG and BD-QFG MOS-Based OTA for Fast Locking Speed PLL","display_name":"Design of a Configurable Third-Order Gm-C Filter Using QFG and BD-QFG MOS-Based OTA for Fast Locking Speed PLL","publication_year":2022,"publication_date":"2022-08-12","ids":{"openalex":"https://openalex.org/W4295987283","doi":"https://doi.org/10.1142/s0218126623500408"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126623500408","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623500408","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020551052","display_name":"Priti Gupta","orcid":"https://orcid.org/0000-0003-3540-9546"},"institutions":[{"id":"https://openalex.org/I101326570","display_name":"National Institute of Technology Sikkim","ror":"https://ror.org/04pam3b03","country_code":"IN","type":"education","lineage":["https://openalex.org/I101326570"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Priti Gupta","raw_affiliation_strings":["Electronics and Communication Engineering Department, NIT Sikkim, Ravangla, Sikkim 737139, India"],"raw_orcid":"https://orcid.org/0000-0003-3540-9546","affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, NIT Sikkim, Ravangla, Sikkim 737139, India","institution_ids":["https://openalex.org/I101326570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065528859","display_name":"Sanjay Kumar Jana","orcid":"https://orcid.org/0000-0001-5143-8000"},"institutions":[{"id":"https://openalex.org/I101326570","display_name":"National Institute of Technology Sikkim","ror":"https://ror.org/04pam3b03","country_code":"IN","type":"education","lineage":["https://openalex.org/I101326570"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sanjay Kumar Jana","raw_affiliation_strings":["Electronics and Communication Engineering Department, NIT Sikkim, Ravangla, Sikkim 737139, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, NIT Sikkim, Ravangla, Sikkim 737139, India","institution_ids":["https://openalex.org/I101326570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I101326570"],"apc_list":null,"apc_paid":null,"fwci":0.0883,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.3855994,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"32","issue":"03","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.6814554333686829},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49567997455596924},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47495102882385254},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44035646319389343},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4119647145271301},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.382142573595047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37570714950561523},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3428323268890381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3266249895095825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21949118375778198},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19965001940727234},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10181605815887451}],"concepts":[{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.6814554333686829},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49567997455596924},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47495102882385254},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44035646319389343},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4119647145271301},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.382142573595047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37570714950561523},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3428323268890381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3266249895095825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21949118375778198},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19965001940727234},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10181605815887451},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126623500408","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623500408","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W582739061","https://openalex.org/W608420479","https://openalex.org/W1586698348","https://openalex.org/W1970980730","https://openalex.org/W1996725976","https://openalex.org/W2008206061","https://openalex.org/W2009127447","https://openalex.org/W2011194235","https://openalex.org/W2012962664","https://openalex.org/W2034484545","https://openalex.org/W2044492035","https://openalex.org/W2049418077","https://openalex.org/W2053388477","https://openalex.org/W2059555657","https://openalex.org/W2064955087","https://openalex.org/W2073350668","https://openalex.org/W2083120606","https://openalex.org/W2086527086","https://openalex.org/W2101809138","https://openalex.org/W2122416285","https://openalex.org/W2166115090","https://openalex.org/W2178610490","https://openalex.org/W2182756325","https://openalex.org/W2303338686","https://openalex.org/W2618579449","https://openalex.org/W2789433553","https://openalex.org/W2955693477","https://openalex.org/W2957305953","https://openalex.org/W2969117469","https://openalex.org/W3012043049","https://openalex.org/W3103919733","https://openalex.org/W3119948837","https://openalex.org/W3134607556","https://openalex.org/W3170226631"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2111857480","https://openalex.org/W1573566100","https://openalex.org/W2171718973","https://openalex.org/W2051736525","https://openalex.org/W2105342905","https://openalex.org/W1982650338","https://openalex.org/W2159491595","https://openalex.org/W2138272835","https://openalex.org/W2954104981"],"abstract_inverted_index":{"High-speed":[0],"PLL":[1,12,170],"is":[2,171],"highly":[3],"demanding":[4],"with":[5,99],"the":[6,9,47,78,102,108,161],"advancement":[7],"in":[8,101,105,158,196],"VLSI":[10],"market.":[11],"performance":[13],"gets":[14],"affected":[15],"due":[16],"to":[17,107],"bandwidth":[18],"limitation.":[19],"This":[20],"paper":[21],"presents":[22],"third-order":[23,112],"configurable":[24],"transconductance":[25,38],"capacitance":[26],"([Formula:":[27],"see":[28,30,49,51,114,116,131,133,139,143,175,177,181,183,198,200],"text]-[Formula:":[29,50,115],"text])-based":[31],"loop":[32],"filter":[33],"for":[34,71],"high-speed":[35],"PLL.":[36],"Operational":[37],"amplifier":[39],"(OTA)":[40],"serves":[41],"as":[42,173],"a":[43],"basic":[44],"cell":[45],"of":[46,77,137,168],"[Formula:":[48,113,130],"text]":[52,117],"filter.":[53],"Quasi-floating":[54],"gate":[55,60],"(QFG)":[56],"and":[57,96,124,128,141,149,155,179],"Bulk-driven":[58],"qausi-floating":[59],"(BD-QFG)":[61],"MOS-based":[62,126,151],"differential":[63],"input":[64],"folded":[65],"cascode":[66],"(FC)":[67],"OTAs":[68,90,127],"are":[69,119],"proposed":[70,89,147],"low-voltage":[72],"operation.":[73],"Here,":[74],"DC":[75,92],"gain":[76],"BD-QFG":[79,125,150],"FC":[80,86],"OTA":[81],"enhanced":[82,91],"5.18%":[83],"than":[84,160],"QFG":[85,123,148],"OTA.":[87],"The":[88,146,165,190],"gain,":[93],"CMRR,":[94],"UGB":[95],"FOM":[97],"along":[98],"reduction":[100,157],"power":[103,159],"consumption":[104],"comparison":[106],"state-of-art":[109],"work.":[110],"Further,":[111],"filters":[118,152],"designed":[120],"using":[121],"both":[122],"achieved":[129,153],"text]3[Formula:":[132],"text]dB":[134],"cut-off":[135],"frequency":[136],"16.51[Formula:":[138],"text]MHz":[140],"17.22[Formula:":[142],"text]MHz,":[144],"respectively.":[145,164],"22.42%":[154],"21.53%":[156],"reported":[162],"result,":[163],"locking":[166],"time":[167],"integer-N":[169],"calculated":[172],"0.33[Formula:":[174],"text][Formula:":[176,182,199],"text]s":[178],"0.32[Formula:":[180],"text]s,":[184],"respectively,":[185],"through":[186],"an":[187],"analytical":[188],"approach.":[189],"transistor-level":[191],"simulation":[192],"has":[193],"been":[194],"done":[195],"0.18[Formula:":[197],"text]m":[201],"CMOS":[202],"process.":[203]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}