{"id":"https://openalex.org/W4288450379","doi":"https://doi.org/10.1142/s0218126623500275","title":"A General Methodology to Optimize Flagged Constant Addition","display_name":"A General Methodology to Optimize Flagged Constant Addition","publication_year":2022,"publication_date":"2022-07-28","ids":{"openalex":"https://openalex.org/W4288450379","doi":"https://doi.org/10.1142/s0218126623500275"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126623500275","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623500275","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061382725","display_name":"Aroondhati Bhure","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aroondhati Bhure","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040119016","display_name":"P Smriti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Smriti","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025667176","display_name":"Vinay Dhanote","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay Dhanote","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044209395","display_name":"Uppugunduru Anil Kumar","orcid":"https://orcid.org/0000-0003-4328-6953"},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Uppugunduru Anil Kumar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India"],"raw_orcid":"https://orcid.org/0000-0003-4328-6953","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074594050","display_name":"Syed Ershad Ahmed","orcid":"https://orcid.org/0000-0003-0333-9387"},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Syed Ershad Ahmed","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, BITS Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India","institution_ids":["https://openalex.org/I4210101034"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5044209395"],"corresponding_institution_ids":["https://openalex.org/I4210101034"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06080701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"02","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.893839418888092},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.7688377499580383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.74347984790802},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.654850959777832},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.588452935218811},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5116053223609924},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5033599734306335},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4203191101551056},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.38921117782592773},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3411056399345398},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2472594976425171},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16025575995445251},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09689497947692871},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.09380045533180237},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08074691891670227}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.893839418888092},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.7688377499580383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74347984790802},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.654850959777832},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.588452935218811},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5116053223609924},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5033599734306335},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4203191101551056},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.38921117782592773},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3411056399345398},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2472594976425171},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16025575995445251},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09689497947692871},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.09380045533180237},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08074691891670227}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126623500275","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126623500275","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W637626376","https://openalex.org/W1483875443","https://openalex.org/W1963965124","https://openalex.org/W1969131317","https://openalex.org/W1990046211","https://openalex.org/W2061583472","https://openalex.org/W2083007250","https://openalex.org/W2099512056","https://openalex.org/W2131647018","https://openalex.org/W2168543008","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W3047198066","https://openalex.org/W4287691789","https://openalex.org/W2171427176","https://openalex.org/W2288089334","https://openalex.org/W2189403562","https://openalex.org/W2108458016","https://openalex.org/W2143046644","https://openalex.org/W2460702281","https://openalex.org/W4288450379","https://openalex.org/W2359786673"],"abstract_inverted_index":{"Addition":[0],"is":[1,15,46,76,208],"a":[2,22,53,94,159,245],"ubiquitous":[3],"operation":[4],"frequently":[5],"carried":[6,191],"out":[7,192],"in":[8,228],"most":[9],"computing":[10],"applications.":[11],"Traditionally,":[12],"three-operand":[13],"addition":[14,56],"done":[16],"using":[17],"either":[18],"two":[19,106],"adders":[20],"or":[21],"carry\u2013save":[23],"adder.":[24,104],"However,":[25],"there":[26],"exist":[27],"applications":[28],"such":[29,49],"as":[30,79],"digital":[31],"signal":[32],"processing,":[33,35],"image":[34],"floating":[36],"point":[37],"arithmetic,":[38],"etc.":[39],"wherein":[40],"among":[41],"the":[42,64,67,112,119,136,139,142,148,151,164,171,175,195,198,202,214,242],"three":[43],"operands,":[44],"one":[45],"constant.":[47,130],"For":[48],"cases,":[50],"we":[51],"propose":[52,86],"flagged":[54,82,103,153],"constant":[55,81,102,120,133,166,249],"methodology,":[57],"applicable":[58],"to":[59,62,78,99,110,121,138,162,193,212,223],"any":[60],"constant,":[61],"compute":[63],"result":[65],"with":[66],"least":[68],"area,":[69,215],"delay":[70,216],"and":[71,93,124,167,183,217,225,230,237],"power.":[72,218],"The":[73,115,234],"resulting":[74,173],"architecture":[75,200],"referred":[77],"general":[80,160],"adder":[83,154],"(GCFA).":[84],"We":[85],"an":[87,128],"Optimized":[88],"Constant":[89],"Generation":[90],"(OCG)":[91],"algorithm":[92,117],"Hardware":[95],"Optimization":[96],"Algorithm":[97],"(HOA)":[98],"achieve":[100],"hardware-efficient":[101],"These":[105],"algorithms":[107],"are":[108,145],"designed":[109],"lower":[111,238],"computational":[113],"complexity.":[114],"OCG":[116],"accepts":[118],"be":[122],"added":[123],"converts":[125],"it":[126],"into":[127],"optimized":[129,132,165],"This":[131],"then":[134],"forms":[135],"input":[137],"HOA":[140],"where":[141],"hardware":[143,168,187,239],"modifications":[144],"performed.":[146],"Unlike":[147],"proposed":[149,199,243],"work,":[150],"existing":[152,203],"structures":[155],"do":[156],"not":[157],"provide":[158],"methodology":[161,244],"obtain":[163,213],"for":[169,180,210,248],"all":[170,181],"constants,":[172],"from":[174],"presence":[176],"of":[177,197],"architectural":[178],"customization":[179],"constants":[182],"word":[184],"lengths.":[185],"Exhaustive":[186],"analyses":[188],"have":[189],"been":[190],"prove":[194],"efficacy":[196],"against":[201],"designs.":[204],"Structural":[205],"Verilog":[206],"code":[207],"synthesized":[209],"each":[211],"Synthesis":[219],"results":[220],"show":[221],"up":[222],"35.85%":[224],"49.24%":[226],"reductions":[227],"area\u2013delay":[229],"power\u2013delay":[231],"products,":[232],"respectively.":[233],"improved":[235],"speed":[236],"requirements":[240],"make":[241],"suitable":[246],"choice":[247],"addition.":[250]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}