{"id":"https://openalex.org/W4281757544","doi":"https://doi.org/10.1142/s0218126622502942","title":"CMOS Transistors Based First-Order Voltage-Mode All-Pass Filter with Tunable Transformation Possibility","display_name":"CMOS Transistors Based First-Order Voltage-Mode All-Pass Filter with Tunable Transformation Possibility","publication_year":2022,"publication_date":"2022-06-09","ids":{"openalex":"https://openalex.org/W4281757544","doi":"https://doi.org/10.1142/s0218126622502942"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622502942","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622502942","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062624724","display_name":"Shiv Narain Gupta","orcid":"https://orcid.org/0000-0002-1203-2929"},"institutions":[{"id":"https://openalex.org/I154970844","display_name":"Jaypee Institute of Information Technology","ror":"https://ror.org/05sttyy11","country_code":"IN","type":"education","lineage":["https://openalex.org/I154970844"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shiv Narain Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201309, India"],"raw_orcid":"https://orcid.org/0000-0002-1203-2929","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201309, India","institution_ids":["https://openalex.org/I154970844"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091718714","display_name":"Bhartendu Chaturvedi","orcid":"https://orcid.org/0000-0001-8205-4026"},"institutions":[{"id":"https://openalex.org/I154970844","display_name":"Jaypee Institute of Information Technology","ror":"https://ror.org/05sttyy11","country_code":"IN","type":"education","lineage":["https://openalex.org/I154970844"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhartendu Chaturvedi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201309, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201309, India","institution_ids":["https://openalex.org/I154970844"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055012514","display_name":"Jitendra Mohan","orcid":"https://orcid.org/0000-0001-7159-3665"},"institutions":[{"id":"https://openalex.org/I154970844","display_name":"Jaypee Institute of Information Technology","ror":"https://ror.org/05sttyy11","country_code":"IN","type":"education","lineage":["https://openalex.org/I154970844"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jitendra Mohan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201309, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201309, India","institution_ids":["https://openalex.org/I154970844"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154970844"],"apc_list":null,"apc_paid":null,"fwci":0.0793,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.33053564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"31","issue":"17","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6472551226615906},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6292163133621216},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6192707419395447},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5500262975692749},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5267804861068726},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5102260112762451},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.43773478269577026},{"id":"https://openalex.org/keywords/active-filter","display_name":"Active filter","score":0.43575263023376465},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4206404983997345},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4044835567474365},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.39911866188049316},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3502681255340576},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3405173420906067},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30872079730033875}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6472551226615906},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6292163133621216},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6192707419395447},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5500262975692749},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5267804861068726},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5102260112762451},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.43773478269577026},{"id":"https://openalex.org/C85899133","wikidata":"https://www.wikidata.org/wiki/Q557211","display_name":"Active filter","level":3,"score":0.43575263023376465},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4206404983997345},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4044835567474365},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.39911866188049316},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3502681255340576},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3405173420906067},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30872079730033875}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622502942","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622502942","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2027790527","https://openalex.org/W2029357501","https://openalex.org/W2029824815","https://openalex.org/W2039515957","https://openalex.org/W2040935814","https://openalex.org/W2060514521","https://openalex.org/W2065059002","https://openalex.org/W2072548587","https://openalex.org/W2086501787","https://openalex.org/W2090644779","https://openalex.org/W2093885207","https://openalex.org/W2158354269","https://openalex.org/W2492193709","https://openalex.org/W2794296803","https://openalex.org/W2963846822"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W2796085262","https://openalex.org/W1650778624","https://openalex.org/W2263373136","https://openalex.org/W190245591","https://openalex.org/W2022549222","https://openalex.org/W2082944690","https://openalex.org/W1508897050","https://openalex.org/W1486119332","https://openalex.org/W2187980602"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,33,36,45],"novel":[4],"complementary":[5],"metal-oxide":[6,22,99],"semiconductor":[7,23,100],"(CMOS)":[8],"transistors":[9,25],"based":[10],"first-order":[11],"voltage-mode":[12],"all-pass":[13,73],"filter":[14,18,43,105],"is":[15,44,106,117],"proposed.":[16],"The":[17,38,52,114],"circuit":[19,54],"employs":[20],"six":[21],"(MOS)":[24],"and":[26,35,66,71,119],"minimal":[27],"number":[28],"of":[29,40,83,112],"passive":[30,84,92],"components,":[31],"i.e.,":[32],"resistor":[34,93],"capacitor.":[37],"core":[39],"the":[41,91,103,109],"proposed":[42,53,104],"CMOS":[46,133],"inverting":[47,72],"amplifier":[48],"with":[49,94,108],"unity":[50],"gain.":[51],"exhibits":[55],"some":[56],"attractive":[57],"features":[58],"such":[59],"as":[60],"compact":[61],"design,":[62],"high":[63],"input":[64],"impedance":[65],"ability":[67],"to":[68],"provide":[69],"non-inverting":[70],"responses":[74],"simultaneously.":[75],"Additionally,":[76],"it":[77],"does":[78],"not":[79],"require":[80],"any":[81],"kind":[82],"element":[85],"matching":[86],"constraints.":[87],"Furthermore,":[88],"by":[89,121],"replacing":[90],"an":[95],"active":[96],"negative":[97],"channel":[98],"(NMOS)":[101],"transistor,":[102],"enriched":[107],"much-desired":[110],"feature":[111],"tunability.":[113],"theoretical":[115],"behavior":[116],"tested":[118],"demonstrated":[120],"carrying":[122],"SPICE":[123],"simulations":[124],"using":[125],"TSMC":[126],"0.18[Formula:":[127],"see":[128,130],"text][Formula:":[129],"text]m":[131],"level-7":[132],"process":[134],"parameters.":[135]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}