{"id":"https://openalex.org/W4225120300","doi":"https://doi.org/10.1142/s021812662250253x","title":"Low Power Squaring Circuit Using Single Voltage Differencing Buffered Amplifier","display_name":"Low Power Squaring Circuit Using Single Voltage Differencing Buffered Amplifier","publication_year":2022,"publication_date":"2022-04-30","ids":{"openalex":"https://openalex.org/W4225120300","doi":"https://doi.org/10.1142/s021812662250253x"},"language":"en","primary_location":{"id":"doi:10.1142/s021812662250253x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812662250253x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011852451","display_name":"Priyanka Gupta","orcid":"https://orcid.org/0000-0003-0018-4412"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]},{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Priyanka Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, India","Department of Electronics and Communication Engineering, Delhi Technological University, New Delhi, India","Department of Electronics and Communication Engineering, Bharati Vidyapeeth's College of Engineering, New Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-0018-4412","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, India","institution_ids":["https://openalex.org/I887998513"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, New Delhi, India","institution_ids":["https://openalex.org/I863896202"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth's College of Engineering, New Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036486971","display_name":"Rajeshwari Pandey","orcid":"https://orcid.org/0000-0002-7539-7888"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajeshwari Pandey","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, New Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5011852451"],"corresponding_institution_ids":["https://openalex.org/I863896202","https://openalex.org/I887998513"],"apc_list":null,"apc_paid":null,"fwci":0.1635,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.40921098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"31","issue":"14","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6958014965057373},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6491999626159668},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5983779430389404},{"id":"https://openalex.org/keywords/discrete-circuit","display_name":"Discrete circuit","score":0.5695071220397949},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5623891353607178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5451050400733948},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5264747142791748},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5244215726852417},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5021555423736572},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5001986026763916},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.4840764105319977},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4827917814254761},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4624718725681305},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4619396924972534},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4577992260456085},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.4432781934738159},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.42999565601348877},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.42869138717651367},{"id":"https://openalex.org/keywords/rl-circuit","display_name":"RL circuit","score":0.42179766297340393},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3943159878253937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1962050497531891},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19020861387252808}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6958014965057373},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6491999626159668},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5983779430389404},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.5695071220397949},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5623891353607178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5451050400733948},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5264747142791748},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5244215726852417},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5021555423736572},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5001986026763916},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.4840764105319977},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4827917814254761},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4624718725681305},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4619396924972534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4577992260456085},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.4432781934738159},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.42999565601348877},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.42869138717651367},{"id":"https://openalex.org/C78457404","wikidata":"https://www.wikidata.org/wiki/Q1836061","display_name":"RL circuit","level":5,"score":0.42179766297340393},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3943159878253937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1962050497531891},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19020861387252808},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C29586797","wikidata":"https://www.wikidata.org/wiki/Q5163663","display_name":"Constant power circuit","level":4,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C64424096","wikidata":"https://www.wikidata.org/wiki/Q750454","display_name":"Power factor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s021812662250253x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812662250253x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1979323334","https://openalex.org/W1980998318","https://openalex.org/W1993918814","https://openalex.org/W1994664761","https://openalex.org/W2002323301","https://openalex.org/W2020259289","https://openalex.org/W2020664983","https://openalex.org/W2043539192","https://openalex.org/W2051717710","https://openalex.org/W2075517672","https://openalex.org/W2113697565","https://openalex.org/W2119848051","https://openalex.org/W2149926425","https://openalex.org/W2169610376","https://openalex.org/W2170309634","https://openalex.org/W2290113802","https://openalex.org/W2538451100","https://openalex.org/W2588051134","https://openalex.org/W2588901184","https://openalex.org/W2742660656","https://openalex.org/W2767923786","https://openalex.org/W2777978763","https://openalex.org/W2789818851","https://openalex.org/W2808268733","https://openalex.org/W2891518106","https://openalex.org/W2900213786","https://openalex.org/W2914465015","https://openalex.org/W2920840512","https://openalex.org/W2953525792","https://openalex.org/W2954534035","https://openalex.org/W2954557605","https://openalex.org/W2966614138","https://openalex.org/W2969886046","https://openalex.org/W3027671496","https://openalex.org/W3132453499","https://openalex.org/W3157818121","https://openalex.org/W3160530676"],"related_works":["https://openalex.org/W2028237735","https://openalex.org/W3044368247","https://openalex.org/W2084487098","https://openalex.org/W2523493175","https://openalex.org/W1990175974","https://openalex.org/W2063952319","https://openalex.org/W4225120300","https://openalex.org/W2571441295","https://openalex.org/W1989410880","https://openalex.org/W2782483260"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,9,20],"squaring":[4,16,134],"circuit":[5,17,68,112,135],"is":[6,46,69,118,136,173],"proposed":[7,29,44,67,104,111,133,163],"using":[8,78,113],"voltage":[10,147],"differencing":[11],"buffered":[12],"amplifier":[13],"(VDBA).":[14],"The":[15,28,40,63,106,128,145],"consists":[18],"of":[19,37,42,51,53,65,102,109,131,161],"VDBA,":[21],"two":[22],"NMOS":[23],"transistors":[24],"and":[25,55,91,115,123,148],"one":[26],"resistor.":[27],"structure":[30,45],"facilitates":[31],"easy":[32],"cascading":[33],"without":[34],"any":[35],"requirement":[36],"additional":[38],"buffer.":[39],"behavior":[41],"the":[43,49,56,66,100,103,110,132,159,162,169],"analyzed":[47],"in":[48],"presence":[50],"nonidealities":[52],"VDBA":[54],"corresponding":[57],"mathematical":[58],"formulations":[59],"are":[60],"also":[61,153],"presented.":[62],"workability":[64],"verified":[70],"through":[71],"Cadence":[72],"Virtuoso":[73],"Analog":[74],"Design":[75],"Environment":[76],"tool":[77],"0.18[Formula:":[79],"see":[80,82,125,141,143],"text][Formula:":[81,142],"text]m":[83],"generic":[84],"process":[85],"design":[86],"kit":[87],"parameters.":[88],"Both":[89],"pre-":[90],"post-layout":[92],"simulation":[93],"results":[94],"have":[95],"been":[96,154],"included":[97],"to":[98,120,138,157,175],"confirm":[99],"functionality":[101],"circuit.":[105,164],"3-dB":[107],"frequency":[108],"schematic":[114],"post-layout-driven":[116],"simulations":[117],"observed":[119],"be":[121,139,176],"3.77":[122],"3.72[Formula:":[124],"text]MHz,":[126],"respectively.":[127],"power":[129],"consumption":[130],"found":[137,174],"110[Formula:":[140],"text]W.":[144],"process,":[146],"temperature":[149],"(PVT)":[150],"analysis":[151],"has":[152],"carried":[155],"out":[156],"check":[158],"robustness":[160],"Total":[165],"harmonic":[166],"distortion":[167],"for":[168],"entire":[170],"input":[171],"range":[172],"less":[177],"than":[178],"3%.":[179]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}