{"id":"https://openalex.org/W4293053167","doi":"https://doi.org/10.1142/s0218126622502425","title":"CMOS Compatible First-Order Current Mode Universal Filter Structure and its Possible Tunable Variant","display_name":"CMOS Compatible First-Order Current Mode Universal Filter Structure and its Possible Tunable Variant","publication_year":2022,"publication_date":"2022-04-28","ids":{"openalex":"https://openalex.org/W4293053167","doi":"https://doi.org/10.1142/s0218126622502425"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622502425","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622502425","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055012514","display_name":"Jitendra Mohan","orcid":"https://orcid.org/0000-0001-7159-3665"},"institutions":[{"id":"https://openalex.org/I154970844","display_name":"Jaypee Institute of Information Technology","ror":"https://ror.org/05sttyy11","country_code":"IN","type":"education","lineage":["https://openalex.org/I154970844"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jitendra Mohan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201304, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201304, India","institution_ids":["https://openalex.org/I154970844"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091718714","display_name":"Bhartendu Chaturvedi","orcid":"https://orcid.org/0000-0001-8205-4026"},"institutions":[{"id":"https://openalex.org/I154970844","display_name":"Jaypee Institute of Information Technology","ror":"https://ror.org/05sttyy11","country_code":"IN","type":"education","lineage":["https://openalex.org/I154970844"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhartendu Chaturvedi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201304, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201304, India","institution_ids":["https://openalex.org/I154970844"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061312955","display_name":"Jitender","orcid":null},"institutions":[{"id":"https://openalex.org/I154970844","display_name":"Jaypee Institute of Information Technology","ror":"https://ror.org/05sttyy11","country_code":"IN","type":"education","lineage":["https://openalex.org/I154970844"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Jitender","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201304, India"],"raw_orcid":"https://orcid.org/0000-0002-5216-1477","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh 201304, India","institution_ids":["https://openalex.org/I154970844"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5061312955"],"corresponding_institution_ids":["https://openalex.org/I154970844"],"apc_list":null,"apc_paid":null,"fwci":0.3967,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.53096622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"31","issue":"14","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.8060294389724731},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6401559710502625},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.6277840733528137},{"id":"https://openalex.org/keywords/active-filter","display_name":"Active filter","score":0.5842670202255249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5461905002593994},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5352702140808105},{"id":"https://openalex.org/keywords/all-pass-filter","display_name":"All-pass filter","score":0.5277125239372253},{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.513764500617981},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.4413837790489197},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.4410480260848999},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.43802231550216675},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42149391770362854},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.3844834864139557},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.3334704041481018},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.320678174495697},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.286685973405838},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13578000664710999}],"concepts":[{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.8060294389724731},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6401559710502625},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.6277840733528137},{"id":"https://openalex.org/C85899133","wikidata":"https://www.wikidata.org/wiki/Q557211","display_name":"Active filter","level":3,"score":0.5842670202255249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5461905002593994},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5352702140808105},{"id":"https://openalex.org/C47427576","wikidata":"https://www.wikidata.org/wiki/Q1431902","display_name":"All-pass filter","level":5,"score":0.5277125239372253},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.513764500617981},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.4413837790489197},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.4410480260848999},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.43802231550216675},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42149391770362854},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.3844834864139557},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.3334704041481018},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.320678174495697},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.286685973405838},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13578000664710999},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622502425","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622502425","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1482662501","https://openalex.org/W2093885207","https://openalex.org/W2127360210","https://openalex.org/W2139834301","https://openalex.org/W2243222573","https://openalex.org/W2287101373","https://openalex.org/W2318705511","https://openalex.org/W2434057808","https://openalex.org/W2539441708","https://openalex.org/W2604809776","https://openalex.org/W2725122005","https://openalex.org/W2744640054","https://openalex.org/W2775503238","https://openalex.org/W2788311880","https://openalex.org/W2802426152","https://openalex.org/W2808035885","https://openalex.org/W2889889194","https://openalex.org/W2901912338","https://openalex.org/W2908448121","https://openalex.org/W2957780794","https://openalex.org/W2963616062","https://openalex.org/W2964913290","https://openalex.org/W2980987411","https://openalex.org/W2995051061","https://openalex.org/W3038505194","https://openalex.org/W3144523538","https://openalex.org/W3160570191","https://openalex.org/W3198249967","https://openalex.org/W3199263344","https://openalex.org/W4221105637"],"related_works":["https://openalex.org/W2023802628","https://openalex.org/W2105199086","https://openalex.org/W3082422208","https://openalex.org/W4285815903","https://openalex.org/W2109533791","https://openalex.org/W2166607724","https://openalex.org/W2348036847","https://openalex.org/W4293053167","https://openalex.org/W3160570191","https://openalex.org/W2803782676"],"abstract_inverted_index":{"A":[0],"novel":[1],"first-order":[2],"universal":[3,145],"filter":[4,16,90,97,115,167],"structure":[5],"supporting":[6],"current":[7,30,156],"mode":[8],"operation":[9],"is":[10,98,116,158,168],"proposed":[11,39,89,96,114,144],"in":[12],"this":[13],"paper.":[14],"The":[15,52],"has":[17,54],"a":[18,42,46],"single":[19],"active":[20,34],"building":[21,35],"block":[22],"based":[23],"realization":[24,152],"and":[25,45,62,76,105],"utilizes":[26],"an":[27,33],"extra-X":[28,154],"second-generation":[29,155],"conveyor":[31,157],"as":[32,49],"block.":[36],"Additionally,":[37,108],"the":[38,55,59,88,95,109,113,121,138,143,161,166],"circuit":[40,53,129],"employs":[41],"grounded":[43,47],"resistor":[44],"capacitor":[48],"passive":[50,69],"components.":[51],"ability":[56],"to":[57,119,136],"deliver":[58],"all-pass,":[60],"high-pass,":[61],"low-pass":[63],"functionalities":[64],"simultaneously":[65],"without":[66],"meeting":[67],"any":[68],"components":[70],"matching":[71],"constraint.":[72],"High":[73],"output":[74],"impedance":[75],"load":[77],"insensitive":[78],"outputs":[79],"are":[80,134],"other":[81],"remarkable":[82],"signal":[83],"processing":[84],"features":[85],"offered":[86],"by":[87,100],"structure.":[91],"Theoretical":[92],"behavior":[93],"of":[94,112,142,153,163],"described":[99,140],"presenting":[101],"ideal,":[102],"non-ideal,":[103],"parasitic,":[104],"stability":[106],"analyses.":[107],"resistorless":[110],"variant":[111],"also":[117],"shown":[118],"impart":[120],"tunability":[122],"feature.":[123],"Personal":[124],"simulation":[125,132],"program":[126],"with":[127],"integrated":[128],"emphasis":[130],"(PSPICE)":[131],"results":[133],"presented":[135],"verify":[137],"theoretically":[139],"performance":[141],"filter.":[146],"Complementary":[147],"metal":[148],"oxide":[149],"semiconductor":[150],"(CMOS)":[151],"utilized":[159],"for":[160],"purpose":[162],"simulations,":[164],"therefore,":[165],"CMOS":[169],"compatible.":[170]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}