{"id":"https://openalex.org/W4293075310","doi":"https://doi.org/10.1142/s0218126622502401","title":"Design of a High Performance 1 Kb SRAM Array Using Proposed Soft Error Hardened 12T SRAM Cell","display_name":"Design of a High Performance 1 Kb SRAM Array Using Proposed Soft Error Hardened 12T SRAM Cell","publication_year":2022,"publication_date":"2022-04-28","ids":{"openalex":"https://openalex.org/W4293075310","doi":"https://doi.org/10.1142/s0218126622502401"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622502401","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622502401","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101823321","display_name":"R. Manoj Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I100887729","display_name":"Andhra University","ror":"https://ror.org/049skhf47","country_code":"IN","type":"education","lineage":["https://openalex.org/I100887729"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. Manoj Kumar","raw_affiliation_strings":["Department of ECE, Andhra University College of Engineering(A), Andhra University, Visakhapatnam, Andhra Pradesh 530003, India"],"raw_orcid":"https://orcid.org/0000-0002-1411-2156","affiliations":[{"raw_affiliation_string":"Department of ECE, Andhra University College of Engineering(A), Andhra University, Visakhapatnam, Andhra Pradesh 530003, India","institution_ids":["https://openalex.org/I100887729"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001176952","display_name":"P. V. Sridevi","orcid":"https://orcid.org/0000-0001-5998-0232"},"institutions":[{"id":"https://openalex.org/I100887729","display_name":"Andhra University","ror":"https://ror.org/049skhf47","country_code":"IN","type":"education","lineage":["https://openalex.org/I100887729"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. V. Sridevi","raw_affiliation_strings":["Department of ECE, Andhra University College of Engineering(A), Andhra University, Visakhapatnam, Andhra Pradesh 530003, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Andhra University College of Engineering(A), Andhra University, Visakhapatnam, Andhra Pradesh 530003, India","institution_ids":["https://openalex.org/I100887729"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101823321"],"corresponding_institution_ids":["https://openalex.org/I100887729"],"apc_list":null,"apc_paid":null,"fwci":0.0923,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40560844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"31","issue":"14","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8914681673049927},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5155525207519531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4439036250114441},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4030286967754364},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.40135782957077026},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3209994435310364},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31907641887664795},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26128047704696655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.152066171169281},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.07639193534851074}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8914681673049927},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5155525207519531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4439036250114441},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4030286967754364},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.40135782957077026},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3209994435310364},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31907641887664795},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26128047704696655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.152066171169281},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.07639193534851074}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622502401","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622502401","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W941595258","https://openalex.org/W1980902765","https://openalex.org/W2004965314","https://openalex.org/W2065964663","https://openalex.org/W2105175332","https://openalex.org/W2133614817","https://openalex.org/W2134884071","https://openalex.org/W2151829775","https://openalex.org/W2326541585","https://openalex.org/W2344726030","https://openalex.org/W2544676522","https://openalex.org/W2547958591","https://openalex.org/W2650594027","https://openalex.org/W2764168195","https://openalex.org/W2780034630","https://openalex.org/W2789254542","https://openalex.org/W2790878208","https://openalex.org/W2806948360","https://openalex.org/W2911288356","https://openalex.org/W2921465862","https://openalex.org/W2974460364","https://openalex.org/W3009808216","https://openalex.org/W3096394083"],"related_works":["https://openalex.org/W3167604540","https://openalex.org/W2146843832","https://openalex.org/W2547541246","https://openalex.org/W2729167597","https://openalex.org/W2029380305","https://openalex.org/W1505213511","https://openalex.org/W2994906808","https://openalex.org/W2063594226","https://openalex.org/W1773485171","https://openalex.org/W2264202510"],"abstract_inverted_index":{"The":[0,86],"shrinking":[1],"of":[2,16,89],"technology":[3,253],"node":[4],"and":[5,37,83,95,101,118,126,166,176,197,213],"supply":[6],"voltage":[7],"has":[8,116,191,226,236],"a":[9,45],"profound":[10],"effect":[11],"on":[12,240],"various":[13],"design":[14],"metrics":[15,248],"the":[17,24,42,53,61,64,80,99,242,255],"SRAM":[18,21,48,91,103,114,128,143,178,205,211,215,220,224,232,243],"cell.":[19,216,233],"Available":[20],"designs":[22],"in":[23,75,121,249],"literature":[25],"suffer":[26],"from":[27],"half-select":[28,58,198],"issue,":[29,59],"increased":[30],"write":[31,145,228],"delay,":[32],"leakage":[33,84],"power,":[34,36],"read":[35,76,81,122],"lower":[38,170],"critical":[39,69,87],"charge.":[40],"Considering":[41],"above":[43],"concerns,":[44],"new":[46],"P12T":[47,90,113,142,210,223],"cell":[49,92,115,212,225],"was":[50],"proposed":[51],"incorporating":[52],"cross-point":[54],"selection":[55],"to":[56,67,78,194,245],"remove":[57],"adding":[60],"inverter":[62],"between":[63],"storage":[65],"nodes":[66],"enhance":[68],"charge,":[70],"High-[Formula:":[71],"see":[72,108,111,136,139,155,158,161,164,168,183,186,201,218,251],"text]":[73,169],"transistors":[74],"path":[77],"reduce":[79],"power":[82,123],"power.":[85],"charge":[88],"is":[93,153,207],"9.13%":[94],"15.21%":[96],"higher":[97],"than":[98,124,171,230],"8T":[100,125],"10T":[102],"cells,":[104,129,179],"respectively,":[105,130,180],"at":[106,131,148,181],"0.9[Formula:":[107,135,182],"text]V":[109,137,184],"[Formula:":[110,138,154,157,160,163,167,185],"text].":[112,140,187],"41.61%":[117],"21.4%":[119],"decrease":[120],"AS10T":[127],"SS":[132,152],"corner":[133,151],"for":[134],"In":[141],"cell,":[144],"1":[146],"PDP":[147,229],"worst":[149],"case":[150],"text],":[156,159,162,165],"8T,":[172],"AS8T,":[173],"AS10T,":[174],"10T,":[175],"12T":[177,214,231],"Monte":[188],"Carlo":[189],"simulation":[190,235],"been":[192,237],"done":[193],"study":[195],"variability":[196],"issue.":[199],"1[Formula:":[200,217],"text]Kb":[202,219],"bit":[203],"interleaving":[204],"array":[206,221],"designed":[208],"using":[209,222,254],"superior":[227],"Postlayout":[234],"carried":[238],"out":[239],"all":[241],"cells":[244],"estimate":[246],"different":[247],"45[Formula:":[250],"text]nm":[252],"Cadence":[256],"Virtuoso.":[257]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}