{"id":"https://openalex.org/W4223634133","doi":"https://doi.org/10.1142/s0218126622502000","title":"High-Performance 32-Bit Parallel Hybrid Adder Design Using RNS and Hybrid PTL/CMOS Logic","display_name":"High-Performance 32-Bit Parallel Hybrid Adder Design Using RNS and Hybrid PTL/CMOS Logic","publication_year":2022,"publication_date":"2022-04-08","ids":{"openalex":"https://openalex.org/W4223634133","doi":"https://doi.org/10.1142/s0218126622502000"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622502000","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622502000","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077182619","display_name":"Avadhoot Khairnar","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Avadhoot Khairnar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Bombay, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029438410","display_name":"Bhavuk Chauhan","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhavuk Chauhan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Warangal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Warangal, India","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045848573","display_name":"Geetanjali Sharma","orcid":"https://orcid.org/0000-0002-8906-7820"},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Geetanjali Sharma","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Malviya National Institute of Technology, Jaipur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Malviya National Institute of Technology, Jaipur, India","institution_ids":["https://openalex.org/I83205935"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005876655","display_name":"Amit M. Joshi","orcid":"https://orcid.org/0000-0001-7919-1652"},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit M. Joshi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Malviya National Institute of Technology, Jaipur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Malviya National Institute of Technology, Jaipur, India","institution_ids":["https://openalex.org/I83205935"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077182619"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.3659,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.55518718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"31","issue":"11","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9084541201591492},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7232783436775208},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.640143871307373},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6100499629974365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5223411321640015},{"id":"https://openalex.org/keywords/residue-number-system","display_name":"Residue number system","score":0.5053539872169495},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49619990587234497},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.48830294609069824},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.48109859228134155},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.47459790110588074},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3377513289451599},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18879836797714233},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14625778794288635},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12267491221427917}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9084541201591492},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7232783436775208},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.640143871307373},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6100499629974365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5223411321640015},{"id":"https://openalex.org/C71480937","wikidata":"https://www.wikidata.org/wiki/Q3086516","display_name":"Residue number system","level":2,"score":0.5053539872169495},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49619990587234497},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.48830294609069824},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.48109859228134155},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.47459790110588074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3377513289451599},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18879836797714233},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14625778794288635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12267491221427917}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622502000","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622502000","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1505213511","https://openalex.org/W1548513305","https://openalex.org/W1963965124","https://openalex.org/W1971928471","https://openalex.org/W1974524309","https://openalex.org/W2002797709","https://openalex.org/W2046103068","https://openalex.org/W2064215635","https://openalex.org/W2068183682","https://openalex.org/W2071116779","https://openalex.org/W2074224805","https://openalex.org/W2079270311","https://openalex.org/W2085824082","https://openalex.org/W2094799249","https://openalex.org/W2097237318","https://openalex.org/W2097414281","https://openalex.org/W2112600667","https://openalex.org/W2119304228","https://openalex.org/W2120634758","https://openalex.org/W2121176637","https://openalex.org/W2124105368","https://openalex.org/W2137416563","https://openalex.org/W2141849037","https://openalex.org/W2141971978","https://openalex.org/W2153331684","https://openalex.org/W2155132174","https://openalex.org/W2155469874","https://openalex.org/W2168543008","https://openalex.org/W2309968414","https://openalex.org/W2324072180","https://openalex.org/W2545238695","https://openalex.org/W2562644101","https://openalex.org/W2597767755","https://openalex.org/W2620958856","https://openalex.org/W2799165171","https://openalex.org/W2799442422","https://openalex.org/W2888423623","https://openalex.org/W2914128964","https://openalex.org/W2973524798","https://openalex.org/W4247911538"],"related_works":["https://openalex.org/W2016342519","https://openalex.org/W2125235887","https://openalex.org/W2574819041","https://openalex.org/W2148116469","https://openalex.org/W2376573441","https://openalex.org/W2143046644","https://openalex.org/W2557532442","https://openalex.org/W2294979765","https://openalex.org/W1973291778","https://openalex.org/W2184352159"],"abstract_inverted_index":{"Adders":[0],"are":[1,183],"one":[2],"of":[3,7,22,26,35,100,108,150],"the":[4,13,27,33,71,82,98,120,133,166,186,190],"essential":[5],"blocks":[6],"Arithmetic":[8],"Logic":[9],"Unit":[10],"(ALU),":[11],"addressing":[12],"memory,":[14],"table":[15],"indices":[16],"and":[17,40,64,87,117,154,176,189,204,210],"many":[18],"more":[19,30,115],"such":[20],"types":[21],"applications.":[23,47],"The":[24,48,159,173],"speed":[25,57],"adder":[28],"unit":[29],"often":[31],"decides":[32],"performance":[34,55,147,181],"CPU":[36],"(Central":[37],"Processing":[38,43],"Unit)":[39,44],"GPU":[41],"(Graphics":[42],"for":[45,156],"graphics":[46],"high-speed":[49],"design":[50],"is":[51,141],"a":[52,74,90,102,106],"very":[53],"important":[54],"parameter":[56],"that":[58,143],"too":[59],"with":[60,185],"less":[61],"implementation":[62],"area":[63,155,203],"low":[65],"power":[66,152,177,221],"consumption.":[67],"In":[68],"this":[69],"paper,":[70,139],"author":[72],"proposes":[73],"novel":[75],"32-bit":[76],"Residue":[77,83],"Hybrid":[78,91],"Adder":[79],"(RHA)":[80],"using":[81,89,105,165],"Number":[84],"System":[85],"(RNS)":[86],"implemented":[88],"CMOS/PTL":[92],"logic":[93],"style.":[94],"An":[95],"RNS":[96],"has":[97,162],"advantage":[99],"representing":[101],"large":[103],"integer":[104],"set":[107],"few":[109],"smaller":[110,196,202],"integers":[111],"to":[112,195,208,218],"make":[113],"computation":[114],"efficient":[116],"effective.":[118],"On":[119],"other":[121],"side,":[122],"parallel":[123],"prefix":[124],"adders":[125,188],"provide":[126],"faster":[127],"execution":[128],"time":[129],"as":[130],"it":[131,140],"performs":[132],"operation":[134],"in":[135,148],"parallel.":[136],"With":[137],"our":[138],"evident":[142],"RHA":[144],"gives":[145],"better":[146],"terms":[149],"delay,":[151],"consumption":[153],"arithmetic":[157],"operations.":[158],"experimental":[160],"analysis":[161],"been":[163],"performed":[164],"EDA":[167],"tool":[168],"on":[169],"45-nm":[170],"CMOS":[171],"technology.":[172],"power,":[174],"delay":[175,178,205],"product":[179],"(PDP)":[180],"parameters":[182],"compared":[184],"existing":[187],"results":[191],"show":[192],"that,":[193],"thanks":[194],"modules,":[197],"proposed":[198],"units":[199],"have":[200],"both":[201],"by":[206],"up":[207,217],"45%":[209],"41%,":[211],"and,":[212],"consequently,":[213],"they":[214],"allow":[215],"achieving":[216],"over":[219],"46%":[220],"saving,":[222],"respectively.":[223]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}