{"id":"https://openalex.org/W4225147852","doi":"https://doi.org/10.1142/s0218126622501961","title":"LBF-NoC: Learning-Based Framework to Predict Performance, Power and Area for Network-On-Chip Architectures","display_name":"LBF-NoC: Learning-Based Framework to Predict Performance, Power and Area for Network-On-Chip Architectures","publication_year":2022,"publication_date":"2022-04-29","ids":{"openalex":"https://openalex.org/W4225147852","doi":"https://doi.org/10.1142/s0218126622501961"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622501961","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622501961","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009745363","display_name":"Anil Kumar","orcid":"https://orcid.org/0000-0002-7288-7697"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anil Kumar","raw_affiliation_strings":["Systems, Parallelization and Architecture Research Lab (SPARK-Lab), Department of Computer Science and Engineering, National Institute of Technology Karnataka Surathkal, Mangalore 575 025, Karnataka, India"],"affiliations":[{"raw_affiliation_string":"Systems, Parallelization and Architecture Research Lab (SPARK-Lab), Department of Computer Science and Engineering, National Institute of Technology Karnataka Surathkal, Mangalore 575 025, Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004440264","display_name":"Basavaraj Talawar","orcid":"https://orcid.org/0000-0001-5054-3124"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basavaraj Talawar","raw_affiliation_strings":["Systems, Parallelization and Architecture Research Lab (SPARK-Lab), Department of Computer Science and Engineering, National Institute of Technology Karnataka Surathkal, Mangalore 575 025, Karnataka, India"],"affiliations":[{"raw_affiliation_string":"Systems, Parallelization and Architecture Research Lab (SPARK-Lab), Department of Computer Science and Engineering, National Institute of Technology Karnataka Surathkal, Mangalore 575 025, Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009745363"],"corresponding_institution_ids":["https://openalex.org/I11880225"],"apc_list":null,"apc_paid":null,"fwci":0.2841,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55455196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"31","issue":"11","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6861302256584167},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6713758707046509},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5639251470565796},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5323047637939453},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5295366048812866},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.48971250653266907},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4593179225921631},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4549810290336609},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4347118139266968},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43463003635406494},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.327075719833374},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11442676186561584}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6861302256584167},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6713758707046509},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5639251470565796},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5323047637939453},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5295366048812866},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.48971250653266907},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4593179225921631},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4549810290336609},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4347118139266968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43463003635406494},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.327075719833374},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11442676186561584},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622501961","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622501961","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W429766147","https://openalex.org/W1480215172","https://openalex.org/W1505822854","https://openalex.org/W1964357740","https://openalex.org/W2009388815","https://openalex.org/W2044048499","https://openalex.org/W2047641114","https://openalex.org/W2054224043","https://openalex.org/W2054470660","https://openalex.org/W2077505860","https://openalex.org/W2091422180","https://openalex.org/W2098156582","https://openalex.org/W2112753600","https://openalex.org/W2118231264","https://openalex.org/W2125676180","https://openalex.org/W2139212933","https://openalex.org/W2141547614","https://openalex.org/W2160642395","https://openalex.org/W2161920802","https://openalex.org/W2163061018","https://openalex.org/W2292188910","https://openalex.org/W2492794003","https://openalex.org/W2614016220","https://openalex.org/W2901431755","https://openalex.org/W3139629885","https://openalex.org/W4229831042"],"related_works":["https://openalex.org/W4386869637","https://openalex.org/W2169880332","https://openalex.org/W2619340758","https://openalex.org/W2099305970","https://openalex.org/W4387251174","https://openalex.org/W3009555776","https://openalex.org/W3010619501","https://openalex.org/W2161995522","https://openalex.org/W4223912195","https://openalex.org/W2087838646"],"abstract_inverted_index":{"Extensive":[0],"large-scale":[1],"data":[2],"and":[3,18,32,46,106,110,156,199,211],"applications":[4],"have":[5],"increasing":[6],"requests":[7],"for":[8,30,65,108],"high-performance":[9],"computations":[10],"which":[11],"is":[12,100,128,171,207,215],"fulfilled":[13],"by":[14],"Chip":[15],"Multiprocessors":[16],"(CMP)":[17],"System-on-Chips":[19],"(SoCs).":[20],"Network-on-Chips":[21],"(NoCs)":[22],"emerged":[23],"as":[24,43,68],"the":[25,54,69,87,165,175,191,212],"reliable":[26],"on-chip":[27],"communication":[28],"framework":[29,99],"CMPs":[31],"SoCs.":[33],"NoC":[34,59,70,88,112,125,159],"architectures":[35,160],"are":[36,50,188],"evaluated":[37],"based":[38],"on":[39],"design":[40,55],"parameters":[41],"such":[42],"latency,":[44],"area,":[45],"power.":[47],"Cycle-accurate":[48,61],"simulators":[49,62],"used":[51,189],"to":[52,85,102,122,135,173,184,209,219,225],"perform":[53],"space":[56],"exploration":[57],"of":[58,95,139,149,205],"architectures.":[60,113],"become":[63],"slow":[64],"interactive":[66],"usage":[67],"topology":[71],"size":[72],"increases.":[73],"To":[74],"overcome":[75],"these":[76],"limitations,":[77],"we":[78],"employ":[79],"a":[80,92],"Machine":[81],"Learning":[82],"(ML)":[83],"approach":[84],"predict":[86,103,136],"simulation":[89],"results":[90],"within":[91],"short":[93],"span":[94],"time.":[96],"LBF-NoC:":[97],"Learning-based":[98],"proposed":[101,166],"performance,":[104],"power":[105],"area":[107],"Direct":[109],"Indirect":[111],"This":[114],"provides":[115],"chip":[116],"designers":[117],"with":[118,223],"an":[119],"efficient":[120],"way":[121],"analyze":[123],"various":[124,194],"features.":[126],"LBF-NoC":[127,167,206],"modeled":[129],"using":[130,164],"distinct":[131],"ML":[132],"regression":[133],"algorithms":[134],"overall":[137,213],"performance":[138,147],"NoCs":[140],"considering":[141,193],"different":[142,151],"synthetic":[143],"traffic":[144,197],"patterns.":[145],"The":[146,202],"metrics":[148],"five":[150],"(Mesh,":[152],"Torus,":[153],"Cmesh,":[154],"Fat-Tree":[155],"Flattened":[157],"Butterfly)":[158],"can":[161],"be":[162],"analyzed":[163],"framework.":[168],"BookSim":[169,226],"simulator":[170],"employed":[172],"validate":[174],"results.":[176],"Various":[177],"architecture":[178],"sizes":[179],"from":[180],"[Formula:":[181,185,216,220],"see":[182,186,217,221],"text]":[183,187,218,222],"in":[190],"experiments":[192],"virtual":[195],"channels,":[196],"patterns,":[198],"injection":[200],"rates.":[201],"prediction":[203],"error":[204],"6%":[208],"8%,":[210],"speedup":[214],"respect":[224],"simulator.":[227]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-31T07:56:22.981413","created_date":"2025-10-10T00:00:00"}