{"id":"https://openalex.org/W4221043044","doi":"https://doi.org/10.1142/s0218126622501651","title":"Congestion-Aware Rectilinear Steiner Tree Construction Using PB-SAT","display_name":"Congestion-Aware Rectilinear Steiner Tree Construction Using PB-SAT","publication_year":2022,"publication_date":"2022-03-05","ids":{"openalex":"https://openalex.org/W4221043044","doi":"https://doi.org/10.1142/s0218126622501651"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622501651","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622501651","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088385381","display_name":"Sudeshna Kundu","orcid":"https://orcid.org/0000-0001-5574-6334"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sudeshna Kundu","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Mahatma Gandhi Rd, A-Zone, Durgapur, West Bengal 713209, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Mahatma Gandhi Rd, A-Zone, Durgapur, West Bengal 713209, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103190077","display_name":"Suchismita Roy","orcid":"https://orcid.org/0000-0002-7313-1453"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Suchismita Roy","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Mahatma Gandhi Rd, A-Zone, Durgapur, West Bengal 713209, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Mahatma Gandhi Rd, A-Zone, Durgapur, West Bengal 713209, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024019557","display_name":"Shyamapada Mukherjee","orcid":"https://orcid.org/0000-0003-0062-9709"},"institutions":[{"id":"https://openalex.org/I151903974","display_name":"National Institute Of Technology Silchar","ror":"https://ror.org/001ws2a36","country_code":"IN","type":"education","lineage":["https://openalex.org/I151903974"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shyamapada Mukherjee","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, NIT Road, Fakiratilla, Silchar, Assam 788010, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, NIT Road, Fakiratilla, Silchar, Assam 788010, India","institution_ids":["https://openalex.org/I151903974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088385381"],"corresponding_institution_ids":["https://openalex.org/I155837530"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01724677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"09","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.924484133720398},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6772470474243164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6346213817596436},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5918591618537903},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5237990617752075},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4796634018421173},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4693295359611511},{"id":"https://openalex.org/keywords/bounding-overwatch","display_name":"Bounding overwatch","score":0.46451157331466675},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3574260473251343},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2957063913345337},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18240132927894592},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07089623808860779}],"concepts":[{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.924484133720398},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6772470474243164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6346213817596436},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5918591618537903},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5237990617752075},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4796634018421173},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4693295359611511},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.46451157331466675},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3574260473251343},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2957063913345337},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18240132927894592},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07089623808860779},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622501651","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622501651","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1977024562","https://openalex.org/W1985602827","https://openalex.org/W1993698748","https://openalex.org/W2002886574","https://openalex.org/W2027193140","https://openalex.org/W2046079692","https://openalex.org/W2053902150","https://openalex.org/W2071567894","https://openalex.org/W2071682149","https://openalex.org/W2073705438","https://openalex.org/W2085073472","https://openalex.org/W2095821893","https://openalex.org/W2106928112","https://openalex.org/W2125831674","https://openalex.org/W2129031989","https://openalex.org/W2149564475","https://openalex.org/W2153580689","https://openalex.org/W2155957882","https://openalex.org/W2158598102","https://openalex.org/W2160230920","https://openalex.org/W2168114925","https://openalex.org/W2168910274","https://openalex.org/W2182765545","https://openalex.org/W2210536086","https://openalex.org/W2609144717","https://openalex.org/W2894210001","https://openalex.org/W2946099661","https://openalex.org/W2979580835","https://openalex.org/W3015807029","https://openalex.org/W3143454667","https://openalex.org/W3145770066","https://openalex.org/W3148937850","https://openalex.org/W4205355374","https://openalex.org/W4230223219","https://openalex.org/W4232904085","https://openalex.org/W4302087205"],"related_works":["https://openalex.org/W2161182859","https://openalex.org/W2118320476","https://openalex.org/W1503036335","https://openalex.org/W2362006006","https://openalex.org/W2021808862","https://openalex.org/W2105127960","https://openalex.org/W3015807029","https://openalex.org/W2047561482","https://openalex.org/W2106477045","https://openalex.org/W2006096198"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"Pseudo-Boolean":[3],"Satisfiability":[4],"(PB-SAT)-based":[5],"congestion":[6,27,40,64],"reduction":[7,58],"and":[8,56],"overflow":[9],"minimization":[10,41],"techniques":[11],"are":[12,96],"introduced":[13],"for":[14,20,84],"constructing":[15],"congestion-aware":[16,153],"rectilinear":[17,81],"Steiner":[18,82,154],"trees":[19,155],"global":[21,117],"routing":[22,30,37,75,118,129,137,142],"in":[23,28,36],"IC":[24],"design.":[25],"Since":[26],"different":[29],"channels":[31],"is":[32,109,126],"a":[33,73,79,100,158],"big":[34],"issue":[35],"nets,":[38],"various":[39],"approaches":[42],"have":[43],"been":[44],"proposed":[45,69],"by":[46,77,111],"many":[47],"researchers.":[48],"However,":[49],"the":[50,57,63,89,92,94,113,124,132,135,141,149],"increasing":[51],"complexity":[52,90],"of":[53,59,91,128,131],"integrated":[54],"circuits":[55],"their":[60],"size":[61],"make":[62],"problem":[65],"more":[66],"complicated.":[67],"The":[68,107,144],"method":[70],"can":[71,151],"produce":[72,152],"congestion-free":[74],"solution":[76],"generating":[78],"suitable":[80],"tree":[83],"circuit":[85],"nets.":[86],"To":[87],"reduce":[88],"problem,":[93],"nets":[95,133],"solved":[97],"individually":[98],"using":[99],"Minimum":[101],"Bounding":[102],"Box":[103],"(MBB)-based":[104],"heuristic":[105],"technique.":[106],"algorithm":[108,150],"validated":[110],"utilizing":[112],"well-known":[114],"ISPD":[115],"98":[116],"benchmarks.":[119],"Experimental":[120],"results":[121,145],"prove":[122],"that":[123,148],"methodology":[125],"capable":[127],"most":[130],"within":[134,157],"given":[136],"capacity":[138],"satisfying":[139],"all":[140],"parameters.":[143],"also":[146],"show":[147],"efficiently":[156],"nominal":[159],"time-bound.":[160]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}