{"id":"https://openalex.org/W4212861861","doi":"https://doi.org/10.1142/s0218126622501559","title":"Hardware Fuzzy Scheduler for Real-Time Independent Tasks","display_name":"Hardware Fuzzy Scheduler for Real-Time Independent Tasks","publication_year":2022,"publication_date":"2022-02-21","ids":{"openalex":"https://openalex.org/W4212861861","doi":"https://doi.org/10.1142/s0218126622501559"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622501559","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622501559","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027579751","display_name":"Khaled Slimani","orcid":"https://orcid.org/0000-0002-5485-0815"},"institutions":[{"id":"https://openalex.org/I4210159538","display_name":"Mouloud Mammeri University of Tizi-Ouzou","ror":"https://ror.org/050ktqq97","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210159538"]}],"countries":["DZ"],"is_corresponding":true,"raw_author_name":"Khaled Slimani","raw_affiliation_strings":["Laboratoire de Recherche en Informatique (LARI), Facult\u00e9 de G\u00e9nie Electrique et Informatique, Universit\u00e9 Mouloud Mammeri de Tizi-Ouzou, B.P. 17 RP, 15000 Tizi-Ouzou, Algeria"],"raw_orcid":"https://orcid.org/0000-0002-5485-0815","affiliations":[{"raw_affiliation_string":"Laboratoire de Recherche en Informatique (LARI), Facult\u00e9 de G\u00e9nie Electrique et Informatique, Universit\u00e9 Mouloud Mammeri de Tizi-Ouzou, B.P. 17 RP, 15000 Tizi-Ouzou, Algeria","institution_ids":["https://openalex.org/I4210159538"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039911289","display_name":"Rebiha Hadaoui","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159538","display_name":"Mouloud Mammeri University of Tizi-Ouzou","ror":"https://ror.org/050ktqq97","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210159538"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Rebiha Hadaoui","raw_affiliation_strings":["Laboratoire de Recherche en Informatique (LARI), Facult\u00e9 de G\u00e9nie Electrique et Informatique, Universit\u00e9 Mouloud Mammeri de Tizi-Ouzou, B.P. 17 RP, 15000 Tizi-Ouzou, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire de Recherche en Informatique (LARI), Facult\u00e9 de G\u00e9nie Electrique et Informatique, Universit\u00e9 Mouloud Mammeri de Tizi-Ouzou, B.P. 17 RP, 15000 Tizi-Ouzou, Algeria","institution_ids":["https://openalex.org/I4210159538"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070923203","display_name":"Mustapha Lalam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159538","display_name":"Mouloud Mammeri University of Tizi-Ouzou","ror":"https://ror.org/050ktqq97","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210159538"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Mustapha Lalam","raw_affiliation_strings":["Laboratoire de Recherche en Informatique (LARI), Facult\u00e9 de G\u00e9nie Electrique et Informatique, Universit\u00e9 Mouloud Mammeri de Tizi-Ouzou, B.P. 17 RP, 15000 Tizi-Ouzou, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire de Recherche en Informatique (LARI), Facult\u00e9 de G\u00e9nie Electrique et Informatique, Universit\u00e9 Mouloud Mammeri de Tizi-Ouzou, B.P. 17 RP, 15000 Tizi-Ouzou, Algeria","institution_ids":["https://openalex.org/I4210159538"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027579751"],"corresponding_institution_ids":["https://openalex.org/I4210159538"],"apc_list":null,"apc_paid":null,"fwci":0.6994,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64896861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"31","issue":"09","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.8096100091934204},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.800966739654541},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7806686758995056},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6427662372589111},{"id":"https://openalex.org/keywords/fuzzy-logic","display_name":"Fuzzy logic","score":0.599578320980072},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5279499888420105},{"id":"https://openalex.org/keywords/response-time","display_name":"Response time","score":0.48477333784103394},{"id":"https://openalex.org/keywords/earliest-deadline-first-scheduling","display_name":"Earliest deadline first scheduling","score":0.4155314862728119},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.41215208172798157},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.39050787687301636},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.3692780137062073},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.27506715059280396},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2347957193851471},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08316192030906677}],"concepts":[{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.8096100091934204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.800966739654541},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7806686758995056},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6427662372589111},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.599578320980072},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5279499888420105},{"id":"https://openalex.org/C19012869","wikidata":"https://www.wikidata.org/wiki/Q578372","display_name":"Response time","level":2,"score":0.48477333784103394},{"id":"https://openalex.org/C32310161","wikidata":"https://www.wikidata.org/wiki/Q666365","display_name":"Earliest deadline first scheduling","level":5,"score":0.4155314862728119},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.41215208172798157},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.39050787687301636},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.3692780137062073},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.27506715059280396},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2347957193851471},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08316192030906677},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622501559","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622501559","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W164288791","https://openalex.org/W331354045","https://openalex.org/W1524693929","https://openalex.org/W1846599876","https://openalex.org/W2009116544","https://openalex.org/W2015895781","https://openalex.org/W2064207294","https://openalex.org/W2079800324","https://openalex.org/W2100725016","https://openalex.org/W2101920423","https://openalex.org/W2108661936","https://openalex.org/W2109488193","https://openalex.org/W2124628131","https://openalex.org/W2131005318","https://openalex.org/W2133448173","https://openalex.org/W2142256005","https://openalex.org/W2143176410","https://openalex.org/W2168226456","https://openalex.org/W2170091282","https://openalex.org/W2565031759","https://openalex.org/W2924219163","https://openalex.org/W3156772560","https://openalex.org/W3191277520","https://openalex.org/W3198770621","https://openalex.org/W4249749961"],"related_works":["https://openalex.org/W2374555443","https://openalex.org/W2393789493","https://openalex.org/W2367142822","https://openalex.org/W2352790745","https://openalex.org/W2060984508","https://openalex.org/W2182592860","https://openalex.org/W2076947091","https://openalex.org/W1552447518","https://openalex.org/W2363856704","https://openalex.org/W4321124850"],"abstract_inverted_index":{"Several":[0],"scheduling":[1,19],"algorithms":[2,40],"that":[3,50,113],"have":[4],"been":[5],"proposed":[6,115],"for":[7,68],"Real-Time":[8],"Operating":[9],"System":[10],"(RTOS)":[11],"are":[12,41],"supposed":[13],"to":[14,24,53],"be":[15],"optimal.":[16],"However,":[17],"optimal":[18],"is":[20,86,99,129],"only":[21],"theoretical":[22],"due":[23],"the":[25,34,44,54,89,118],"possibility":[26],"of":[27,36,56,125],"system":[28],"overload":[29],"where":[30],"it":[31],"cannot":[32],"meet":[33],"deadlines":[35],"tasks.":[37,59],"Besides,":[38],"these":[39],"implemented":[42,130],"in":[43,72],"RTOS,":[45,126],"which":[46],"generates":[47],"additional":[48],"overheads":[49,124],"can":[51],"lead":[52],"\u201cnonscheduling\u201d":[55],"certain":[57],"independent":[58,70],"In":[60],"this":[61,127],"paper,":[62],"we":[63],"propose":[64],"an":[65],"original":[66],"solution":[67],"nonschedulable":[69],"tasks":[71],"embedded":[73],"systems.":[74],"This":[75],"solution,":[76],"named":[77],"Hybrid":[78],"Fuzzy":[79,96],"Earliest":[80,90],"Deadline":[81,91],"First":[82,92],"Scheduling":[83],"algorithm":[84,93,116,128],"(HFEDFS),":[85],"based":[87],"on":[88,131],"(EDF)":[94],"and":[95,105],"Logic.":[97],"It":[98],"characterized":[100],"by":[101],"a":[102,106,132],"rejection":[103],"policy":[104],"rescheduling":[107],"mechanism.":[108],"The":[109],"experimental":[110],"results":[111],"show":[112],"our":[114],"improves":[117],"system\u2019s":[119],"performance.":[120],"To":[121],"reduce":[122],"extra":[123],"Field-Programmable":[133],"Gate":[134],"Array":[135],"(FPGA)":[136],"circuit":[137],"(Xilinx":[138],"Virtex-5":[139],"LX50T-1156":[140],"board":[141],"from":[142],"DIGILENT).":[143]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}