{"id":"https://openalex.org/W4200562608","doi":"https://doi.org/10.1142/s0218126622500803","title":"Design of ACS Architecture Using FinFET and CNTFET Devices for Low-Power Viterbi Decoder Using Asynchronous Techniques for Digital Communication Systems","display_name":"Design of ACS Architecture Using FinFET and CNTFET Devices for Low-Power Viterbi Decoder Using Asynchronous Techniques for Digital Communication Systems","publication_year":2021,"publication_date":"2021-12-08","ids":{"openalex":"https://openalex.org/W4200562608","doi":"https://doi.org/10.1142/s0218126622500803"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622500803","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622500803","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024795078","display_name":"A Bernard Rayappa","orcid":"https://orcid.org/0000-0002-7661-7686"},"institutions":[{"id":"https://openalex.org/I4210133257","display_name":"KPR Institute of Engineering and Technology","ror":"https://ror.org/02q9f3a53","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210133257"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"A Bernard Rayappa","raw_affiliation_strings":["KPR Institute of Engineering and Technology, Coimbatore, India"],"affiliations":[{"raw_affiliation_string":"KPR Institute of Engineering and Technology, Coimbatore, India","institution_ids":["https://openalex.org/I4210133257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060082432","display_name":"T. K. SUNDARARAJAN","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"TVP Sundararajan","raw_affiliation_strings":["Sri Shakthi Institute of Engineering and Technology, Coimbatore, India"],"affiliations":[{"raw_affiliation_string":"Sri Shakthi Institute of Engineering and Technology, Coimbatore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024795078"],"corresponding_institution_ids":["https://openalex.org/I4210133257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.22873879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"31","issue":"05","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.8349255323410034},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.746677815914154},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.685400664806366},{"id":"https://openalex.org/keywords/convolutional-code","display_name":"Convolutional code","score":0.6558805704116821},{"id":"https://openalex.org/keywords/trellis","display_name":"Trellis (graph)","score":0.5120823383331299},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49988722801208496},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.47016972303390503},{"id":"https://openalex.org/keywords/soft-output-viterbi-algorithm","display_name":"Soft output Viterbi algorithm","score":0.4266679883003235},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41177666187286377},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.39525750279426575},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39368364214897156},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35148411989212036},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.27793458104133606},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.27221837639808655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09295544028282166}],"concepts":[{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.8349255323410034},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.746677815914154},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.685400664806366},{"id":"https://openalex.org/C157899210","wikidata":"https://www.wikidata.org/wiki/Q1395022","display_name":"Convolutional code","level":3,"score":0.6558805704116821},{"id":"https://openalex.org/C2781235587","wikidata":"https://www.wikidata.org/wiki/Q7838009","display_name":"Trellis (graph)","level":3,"score":0.5120823383331299},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49988722801208496},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.47016972303390503},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.4266679883003235},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41177666187286377},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.39525750279426575},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39368364214897156},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35148411989212036},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.27793458104133606},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.27221837639808655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09295544028282166}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622500803","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622500803","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5699999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W279589984","https://openalex.org/W1603934303","https://openalex.org/W1938260575","https://openalex.org/W2011896231","https://openalex.org/W2031422850","https://openalex.org/W2069674118","https://openalex.org/W2079675513","https://openalex.org/W2156694126","https://openalex.org/W2161902059","https://openalex.org/W2164533430","https://openalex.org/W2169245181","https://openalex.org/W2172161464","https://openalex.org/W2738578219","https://openalex.org/W2790563137","https://openalex.org/W2800352362","https://openalex.org/W2961858361","https://openalex.org/W2964334568","https://openalex.org/W2969682515","https://openalex.org/W4235870998","https://openalex.org/W4247973484"],"related_works":["https://openalex.org/W3096277017","https://openalex.org/W2143297499","https://openalex.org/W2790444905","https://openalex.org/W4232476001","https://openalex.org/W2099620359","https://openalex.org/W2146383045","https://openalex.org/W2241520515","https://openalex.org/W2101868111","https://openalex.org/W1578429744","https://openalex.org/W2110622634"],"abstract_inverted_index":{"Viterbi":[0,60,92,118],"algorithm":[1,6],"is":[2,36,147,164,178],"the":[3,10,20,40,43,47,54,59,88,91,101,105,112,117,167,174,185],"most":[4],"popular":[5],"used":[7],"to":[8,25,38,79,184],"decode":[9],"convolution":[11,50],"code,":[12],"but":[13],"its":[14,97],"computational":[15],"complexity":[16,82],"increases":[17],"exponentially":[18],"with":[19,72,205],"increasing":[21],"constraint":[22,34,74],"length":[23,35],"due":[24],"a":[26],"large":[27,64,84],"number":[28],"of":[29,42,58,66,90,100,114],"Trellis":[30],"transitions.":[31],"However,":[32],"high":[33,48,80,206],"necessary":[37],"improve":[39],"accuracy":[41],"decoding":[44],"process":[45],"for":[46,111,116,197],"rate":[49],"code.":[51],"In":[52,156],"particular,":[53],"Add-Compare-Select":[55],"(ACS)":[56],"module":[57],"Decoder":[61],"will":[62],"have":[63],"numbers":[65],"trellis":[67,70],"states":[68],"and":[69,83,128,139,160,187,194,209],"transitions":[71],"increased":[73],"lengths,":[75],"which":[76],"give":[77],"rise":[78],"hardware":[81],"power":[85],"consumption.":[86],"As":[87],"performance":[89,146,181],"decoder":[93],"mainly":[94],"depends":[95],"on":[96,123],"efficient":[98],"implementation":[99,113,163,177],"ACS":[102,115,162,198],"module,":[103],"in":[104,180],"literature,":[106],"several":[107],"methods":[108,121,150],"are":[109,151],"presented":[110],"decoder.":[119],"The":[120,149,190],"based":[122],"Precharge":[124],"Half":[125,131],"Buffer":[126],"(PCHB)":[127],"Weak":[129],"Conditioned":[130],"Buffer,":[132],"Shannon\u2019s":[133],"decomposition":[134],"circuits,":[135],"body-biased":[136],"pseudo-NMOS":[137],"logic":[138],"Quasi":[140],"Delay":[141],"Insensitive":[142],"(QDI)":[143],"timing":[144],"model":[145,193],"analyzed.":[148],"implemented":[152],"using":[153],"CMOS":[154,186],"technology.":[155,189],"this":[157],"paper,":[158],"FinFET":[159,188],"CNTFET-based":[161],"performed.":[165],"From":[166],"analysis,":[168],"it":[169],"has":[170],"been":[171],"found":[172],"that":[173],"Carbon":[175],"Nanotube-based":[176],"better":[179],"when":[182],"compared":[183],"proposed":[191],"QDI":[192],"retiming":[195],"circuits":[196],"block":[199],"operate":[200],"above":[201],"1[Formula:":[202],"see":[203],"text]GHz":[204],"driving":[207],"current":[208],"low":[210],"power.":[211]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}