{"id":"https://openalex.org/W4280589091","doi":"https://doi.org/10.1142/s0218126622200031","title":"Low Complexity Multiplierless Welch Estimator Based on Memory-Based FFT","display_name":"Low Complexity Multiplierless Welch Estimator Based on Memory-Based FFT","publication_year":2022,"publication_date":"2022-05-11","ids":{"openalex":"https://openalex.org/W4280589091","doi":"https://doi.org/10.1142/s0218126622200031"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622200031","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622200031","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110728314","display_name":"AbdolVahab Khalili Sadaghiani","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"AbdolVahab Khalili Sadaghiani","raw_affiliation_strings":["Advancom Lab., School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Advancom Lab., School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011499476","display_name":"Samad Sheikhaei","orcid":"https://orcid.org/0000-0002-6221-7200"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Samad Sheikhaei","raw_affiliation_strings":["Advancom Lab., School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Advancom Lab., School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079790173","display_name":"Behjat Forouzandeh","orcid":"https://orcid.org/0009-0005-8330-0782"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behjat Forouzandeh","raw_affiliation_strings":["Advancom Lab., School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Advancom Lab., School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110728314"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.7437,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67360526,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"31","issue":"15","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7301853895187378},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.6751591563224792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.625058650970459},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5588468909263611},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46656695008277893},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4535674452781677},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4333172142505646},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.427813857793808},{"id":"https://openalex.org/keywords/gate-count","display_name":"Gate count","score":0.4151500463485718},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39755189418792725},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3569563329219818},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24292510747909546}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7301853895187378},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.6751591563224792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.625058650970459},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5588468909263611},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46656695008277893},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4535674452781677},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4333172142505646},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.427813857793808},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.4151500463485718},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39755189418792725},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3569563329219818},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24292510747909546},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622200031","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622200031","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1976676268","https://openalex.org/W2046938074","https://openalex.org/W2097780146","https://openalex.org/W2108399176","https://openalex.org/W2116624301","https://openalex.org/W2155595938","https://openalex.org/W2336946788","https://openalex.org/W2611835038","https://openalex.org/W2724208071","https://openalex.org/W2963679181","https://openalex.org/W2966419624","https://openalex.org/W2966803289","https://openalex.org/W3025441174","https://openalex.org/W4283813349"],"related_works":["https://openalex.org/W1604898313","https://openalex.org/W2105713897","https://openalex.org/W1990981265","https://openalex.org/W2186018475","https://openalex.org/W2363425405","https://openalex.org/W2349030640","https://openalex.org/W2393658533","https://openalex.org/W2351217898","https://openalex.org/W2977570693","https://openalex.org/W1971631031"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,20,66,73,147],"novel":[4],"hardware":[5,18,145],"efficient":[6],"low":[7],"power":[8,10],"Welch":[9],"spectral":[11],"density":[12],"(PSD)":[13],"estimator.":[14],"The":[15,48,62],"presented":[16],"multiplier-less":[17],"uses":[19,82],"combined":[21],"coefficient":[22],"selection":[23],"and":[24],"shift-and-add":[25],"implementation":[26],"(CCSSI)":[27],"unit":[28,54],"in":[29,34,43,92,121,138,150,152,157,160],"order":[30],"to":[31,87],"prevent":[32],"multiplications":[33],"FFT":[35,79],"computation.":[36],"Two":[37],"filtering":[38],"operations,":[39],"which":[40,155],"are":[41,46],"implemented":[42],"folded":[44],"architecture,":[45],"utilized.":[47],"micro-rotation":[49],"resources":[50],"of":[51,112,119],"the":[52,99,113,135,144],"CCSSI":[53],"can":[55],"be":[56,103],"shared":[57],"with":[58],"estimator\u2019s":[59],"modules":[60],"simultaneously.":[61],"proposed":[63,114],"architecture":[64],"is":[65,116,134],"nonparametric":[67],"estimator":[68],"that":[69],"operates":[70],"based":[71],"on":[72],"modified,":[74],"memory-based,":[75],"128-point":[76],"scalable":[77],"radix-22":[78],"processor.":[80],"It":[81],"bidirectional":[83],"fractional":[84],"delay":[85,90],"filter":[86],"estimate":[88],"half":[89],"sample":[91],"merging":[93],"two":[94],"FFTs.":[95],"Using":[96],"modified":[97],"safe-scaling,":[98],"final":[100],"output":[101],"would":[102],"valid,":[104],"without":[105],"any":[106],"averaging":[107],"operation.":[108],"Another":[109],"important":[110],"feature":[111],"method":[115],"its":[117],"capability":[118,149],"operating":[120,151],"short":[122,153],"word":[123],"lengths":[124],"(WL).":[125],"Artix-7,":[126],"as":[127],"an":[128],"ideal":[129],"option":[130],"for":[131],"DSP":[132],"applications,":[133],"utilized":[136],"FPGA":[137],"this":[139],"research.":[140],"As":[141],"results":[142,156],"demonstrate,":[143],"has":[146],"high":[148,158],"WLs":[154],"performance":[159],"low-power":[161],"applications.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}