{"id":"https://openalex.org/W3152503955","doi":"https://doi.org/10.1142/s0218126621502686","title":"New CMOS Realizable All-Pass Frequency Selective Structures","display_name":"New CMOS Realizable All-Pass Frequency Selective Structures","publication_year":2021,"publication_date":"2021-04-19","ids":{"openalex":"https://openalex.org/W3152503955","doi":"https://doi.org/10.1142/s0218126621502686","mag":"3152503955"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126621502686","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621502686","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055012514","display_name":"Jitendra Mohan","orcid":"https://orcid.org/0000-0001-7159-3665"},"institutions":[{"id":"https://openalex.org/I154970844","display_name":"Jaypee Institute of Information Technology","ror":"https://ror.org/05sttyy11","country_code":"IN","type":"education","lineage":["https://openalex.org/I154970844"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jitendra Mohan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, India","institution_ids":["https://openalex.org/I154970844"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091718714","display_name":"Bhartendu Chaturvedi","orcid":"https://orcid.org/0000-0001-8205-4026"},"institutions":[{"id":"https://openalex.org/I154970844","display_name":"Jaypee Institute of Information Technology","ror":"https://ror.org/05sttyy11","country_code":"IN","type":"education","lineage":["https://openalex.org/I154970844"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhartendu Chaturvedi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, India","institution_ids":["https://openalex.org/I154970844"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009691479","display_name":"Atul Kumar","orcid":"https://orcid.org/0000-0002-9632-8435"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Atul Kumar","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-9632-8435","affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6619,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.63868475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"30","issue":"15","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.8366756439208984},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6719765663146973},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.6151668429374695},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5510299801826477},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5469489693641663},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4941263496875763},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48768794536590576},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4764966368675232},{"id":"https://openalex.org/keywords/rl-circuit","display_name":"RL circuit","score":0.4736845791339874},{"id":"https://openalex.org/keywords/all-pass-filter","display_name":"All-pass filter","score":0.46323344111442566},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.44805267453193665},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4369052052497864},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42361894249916077},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.392234742641449},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3805087208747864},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.31601008772850037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3038215637207031},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.19280922412872314},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11414536833763123}],"concepts":[{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.8366756439208984},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6719765663146973},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.6151668429374695},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5510299801826477},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5469489693641663},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4941263496875763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48768794536590576},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4764966368675232},{"id":"https://openalex.org/C78457404","wikidata":"https://www.wikidata.org/wiki/Q1836061","display_name":"RL circuit","level":5,"score":0.4736845791339874},{"id":"https://openalex.org/C47427576","wikidata":"https://www.wikidata.org/wiki/Q1431902","display_name":"All-pass filter","level":5,"score":0.46323344111442566},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.44805267453193665},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4369052052497864},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42361894249916077},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.392234742641449},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3805087208747864},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.31601008772850037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3038215637207031},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.19280922412872314},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11414536833763123},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C64424096","wikidata":"https://www.wikidata.org/wiki/Q750454","display_name":"Power factor","level":3,"score":0.0},{"id":"https://openalex.org/C29586797","wikidata":"https://www.wikidata.org/wiki/Q5163663","display_name":"Constant power circuit","level":4,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126621502686","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621502686","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W342098007","https://openalex.org/W1999549813","https://openalex.org/W2009874904","https://openalex.org/W2010163609","https://openalex.org/W2011527536","https://openalex.org/W2017776293","https://openalex.org/W2029357501","https://openalex.org/W2031892873","https://openalex.org/W2045155677","https://openalex.org/W2046119654","https://openalex.org/W2050676600","https://openalex.org/W2052838098","https://openalex.org/W2074115603","https://openalex.org/W2095414552","https://openalex.org/W2101166096","https://openalex.org/W2121265045","https://openalex.org/W2127633166","https://openalex.org/W2136226148","https://openalex.org/W2166282944","https://openalex.org/W2581131949","https://openalex.org/W2600921968","https://openalex.org/W2726833861","https://openalex.org/W2770868088","https://openalex.org/W2783383343","https://openalex.org/W2920840512","https://openalex.org/W2944187968","https://openalex.org/W2948735339","https://openalex.org/W2957780794","https://openalex.org/W3082422208","https://openalex.org/W3084632738","https://openalex.org/W4254839687"],"related_works":["https://openalex.org/W1796754142","https://openalex.org/W2112104936","https://openalex.org/W1928981927","https://openalex.org/W2056057993","https://openalex.org/W4299539408","https://openalex.org/W2056463758","https://openalex.org/W1582728485","https://openalex.org/W1984630149","https://openalex.org/W2022344816","https://openalex.org/W2053407002"],"abstract_inverted_index":{"This":[0,23,119],"paper":[1,97],"deals":[2],"with":[3,123,145,173],"the":[4,55,61,78,93,115,124,159,162,167,178,187,199],"realization":[5],"of":[6,51,66,89,95,126,158,170,180,191],"two":[7],"first-order":[8,90],"all-pass":[9],"filter":[10],"(APF)":[11],"structures.":[12],"First":[13],"structure":[14,24,57,80,88,138],"provides":[15],"both":[16,99,106],"inverting":[17,100],"and":[18,45,74,82,101,108,132,189],"non-inverting":[19,102],"voltage-mode":[20],"APF":[21,91,103,164],"functions.":[22],"utilizes":[25],"one":[26,42,46,127,133],"differential":[27],"difference":[28],"dual-[Formula:":[29],"see":[30,39,71],"text]":[31,40,72],"second":[32,85,136],"generation":[33],"current":[34,109],"conveyor":[35],"(DD-DXCCII)":[36],"without":[37,69],"[Formula:":[38,70],"terminals,":[41],"active":[43,52,130],"resistor":[44,53],"capacitor":[47],"only.":[48],"The":[49,135],"use":[50,65],"makes":[54],"proposed":[56,79,86,163,181],"electronically":[58,146],"tunable.":[59],"Therefore,":[60],"attributes":[62],"such":[63],"as":[64,98],"single":[67],"DD-DXCCII":[68],"terminals":[73],"electronic":[75],"tunability":[76],"make":[77],"simple":[81],"attractive.":[83],"Conversely,":[84],"circuit":[87,117,120,137],"enriches":[92],"quality":[94],"this":[96],"functions":[104],"in":[105,156],"voltage":[107],"forms":[110],"are":[111,195],"available":[112],"simultaneously":[113],"within":[114],"same":[116],"structure.":[118],"is":[121,183],"realized":[122],"help":[125],"DD-DXCCII,":[128],"three":[129],"resistors":[131],"capacitor.":[134],"also":[139],"enjoys":[140],"gain":[141],"controllability":[142],"feature":[143,169],"along":[144,172],"tunable":[147],"pole":[148],"frequency":[149],"that":[150],"proves":[151],"to":[152,197],"be":[153],"very":[154],"essential":[155],"many":[157],"applications.":[160],"Additionally,":[161],"structures":[165],"provide":[166],"demanding":[168],"cascadability":[171],"chip":[174],"fabrication":[175],"support.":[176],"Furthermore,":[177],"performance":[179],"circuits":[182],"less":[184],"affected":[185],"by":[186],"non-idealities":[188],"parasitic":[190],"DD-DXCCII.":[192],"PSPICE":[193],"simulations":[194],"provided":[196],"validate":[198],"theoretical":[200],"presumptions.":[201]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}