{"id":"https://openalex.org/W3111320819","doi":"https://doi.org/10.1142/s0218126621501723","title":"CFA: Toward the Realization of Conservative Full Adder in QCA with Enhanced Reliability","display_name":"CFA: Toward the Realization of Conservative Full Adder in QCA with Enhanced Reliability","publication_year":2020,"publication_date":"2020-12-11","ids":{"openalex":"https://openalex.org/W3111320819","doi":"https://doi.org/10.1142/s0218126621501723","mag":"3111320819"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126621501723","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621501723","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048429841","display_name":"Jayanta Pal","orcid":"https://orcid.org/0000-0002-0719-6080"},"institutions":[{"id":"https://openalex.org/I72677176","display_name":"Tripura University","ror":"https://ror.org/05xqycm14","country_code":"IN","type":"education","lineage":["https://openalex.org/I72677176"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Jayanta Pal","raw_affiliation_strings":["Department of IT, Tripura University, Suryamaninagar, Tripura 799022, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of IT, Tripura University, Suryamaninagar, Tripura 799022, India","institution_ids":["https://openalex.org/I72677176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021521188","display_name":"Mrinal Goswami","orcid":"https://orcid.org/0000-0001-5856-6830"},"institutions":[{"id":"https://openalex.org/I5847235","display_name":"University of Petroleum and Energy Studies","ror":"https://ror.org/04q2jes40","country_code":"IN","type":"education","lineage":["https://openalex.org/I5847235"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mrinal Goswami","raw_affiliation_strings":["Department of Systemics, School of Computer Science, UPES, Dehradun, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Systemics, School of Computer Science, UPES, Dehradun, India","institution_ids":["https://openalex.org/I5847235"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075411702","display_name":"Apu Kumar Saha","orcid":"https://orcid.org/0000-0002-3475-018X"},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Apu Kumar Saha","raw_affiliation_strings":["Department of Mathematics, NIT Agartala, Jirania, Tripura 799046, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics, NIT Agartala, Jirania, Tripura 799046, India","institution_ids":["https://openalex.org/I196486160"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044215390","display_name":"Bibhash Sen","orcid":"https://orcid.org/0000-0003-4803-3074"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bibhash Sen","raw_affiliation_strings":["Department of CSE, NIT Durgapur, West Bengal, 713209, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, NIT Durgapur, West Bengal, 713209, India","institution_ids":["https://openalex.org/I155837530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048429841"],"corresponding_institution_ids":["https://openalex.org/I72677176"],"apc_list":null,"apc_paid":null,"fwci":0.4144,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69934783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"30","issue":"10","first_page":"2150172","last_page":"2150172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8152889013290405},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.668452799320221},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6141015887260437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5947873592376709},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5556111335754395},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.49516358971595764},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.413412868976593},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4108412265777588},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34402281045913696},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2607280910015106},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24211952090263367}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8152889013290405},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.668452799320221},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6141015887260437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5947873592376709},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5556111335754395},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.49516358971595764},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.413412868976593},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4108412265777588},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34402281045913696},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2607280910015106},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24211952090263367},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126621501723","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621501723","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1527568597","https://openalex.org/W1966114390","https://openalex.org/W1976924286","https://openalex.org/W1988422312","https://openalex.org/W2003082325","https://openalex.org/W2014099770","https://openalex.org/W2025768701","https://openalex.org/W2026866972","https://openalex.org/W2027703730","https://openalex.org/W2027884601","https://openalex.org/W2059030116","https://openalex.org/W2066652112","https://openalex.org/W2077978408","https://openalex.org/W2084895876","https://openalex.org/W2089513813","https://openalex.org/W2093134745","https://openalex.org/W2104352572","https://openalex.org/W2112502539","https://openalex.org/W2113740239","https://openalex.org/W2121913217","https://openalex.org/W2124959521","https://openalex.org/W2132785321","https://openalex.org/W2133360183","https://openalex.org/W2138040286","https://openalex.org/W2143100042","https://openalex.org/W2162644552","https://openalex.org/W2218500617","https://openalex.org/W2291389769","https://openalex.org/W2346366307","https://openalex.org/W2507897404","https://openalex.org/W2567299338","https://openalex.org/W2591777595","https://openalex.org/W2790388708","https://openalex.org/W2795067254","https://openalex.org/W2895405365","https://openalex.org/W2942537982","https://openalex.org/W2952337500","https://openalex.org/W3000444460","https://openalex.org/W3004683014","https://openalex.org/W3005998760","https://openalex.org/W3035317667","https://openalex.org/W3061258208","https://openalex.org/W3088532586","https://openalex.org/W4212778536","https://openalex.org/W4242597152","https://openalex.org/W4251109627"],"related_works":["https://openalex.org/W2168652618","https://openalex.org/W2122383394","https://openalex.org/W2109248381","https://openalex.org/W2746929098","https://openalex.org/W4296473373","https://openalex.org/W4244121214","https://openalex.org/W2119203629","https://openalex.org/W2542280163","https://openalex.org/W2373135325","https://openalex.org/W2533122910"],"abstract_inverted_index":{"The":[0,187,212],"significant":[1],"physical":[2],"challenges":[3],"of":[4,16,22,126,155,161,172,181,194,222],"Complementary":[5],"Metal":[6],"Oxide":[7],"Semiconductor":[8],"(CMOS)":[9],"technology":[10,36],"drives":[11],"it":[12],"on":[13],"the":[14,20,62,69,107,111,119,124,132,135,153,156,179,182,195,200,219,223],"brink":[15],"ultimate":[17],"limit.":[18],"With":[19],"surfacing":[21],"tremendous":[23],"research":[24],"findings,":[25],"Quantum":[26],"dot":[27],"cellular":[28],"automata":[29],"(QCA)":[30],"has":[31],"emerged":[32],"as":[33,40,164,166],"a":[34,41,83,93,101,169],"new":[35],"in":[37,110,118,143,159],"nanoscale":[38,52],"era":[39],"viable":[42],"alternative":[43],"to":[44,57,86,105,177,217],"CMOS":[45],"technology.":[46],"Besides":[47,131],"its":[48,141],"wide":[49],"acceptance,":[50],"QCA-based":[51],"circuits":[53],"are":[54,197],"highly":[55],"susceptible":[56],"huge":[58],"fault/error":[59],"rates.":[60],"Thus,":[61],"fault":[63,109],"tolerance":[64],"and":[65,145,191,203],"testability":[66],"have":[67],"become":[68],"utmost":[70],"necessity":[71],"for":[72,123,140,207],"ensuring":[73],"reliable":[74],"QCA":[75,188,208],"circuit.":[76,112,224],"Toward":[77],"this":[78,91],"direction,":[79],"conservative":[80,127,185],"logic":[81,104,117,158],"plays":[82],"vital":[84],"role":[85],"achieve":[87],"such":[88],"reliability.":[89],"In":[90],"paper,":[92],"Conservative":[94],"Full":[95],"Adder":[96],"(CFA)":[97],"is":[98,121,138,175,215],"proposed":[99,157,183],"with":[100],"simplified":[102],"testable":[103,133,184],"detect":[106],"internal":[108],"A":[113],"simple":[114],"majority\u2013minority-based":[115],"testing":[116],"circuit":[120],"augmented":[122],"detection":[125],"(bit":[128],"preserving)":[129],"nature.":[130],"feature,":[134],"full":[136],"adder":[137],"chosen":[139],"versatility":[142],"Arithmetic":[144],"Logic":[146],"Unit":[147],"(ALU)":[148],"synthesis.":[149],"Experimental":[150],"result":[151],"establishes":[152],"superiority":[154],"terms":[160],"design":[162,190,196],"capability":[163],"well":[165],"testability.":[167],"Also,":[168],"comprehensive":[170],"analysis":[171],"energy":[173,220],"dissipation":[174,221],"performed":[176,198],"ensure":[178],"robustness":[180],"adder.":[186],"layout":[189],"functional":[192],"verification":[193],"using":[199],"QCADesigner":[201],"tool":[202],"Hardware":[204],"Description":[205],"Language":[206],"(HDLQ)":[209],"tool,":[210],"respectively.":[211],"QCAPro":[213],"simulator":[214],"used":[216],"evaluate":[218]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}