{"id":"https://openalex.org/W3097426630","doi":"https://doi.org/10.1142/s0218126621501437","title":"A 32-GS/s Front-End Sampling Circuit Achieving &gt;39 dB SNDR for Time-Interleaved ADCs in 65-nm CMOS","display_name":"A 32-GS/s Front-End Sampling Circuit Achieving &gt;39 dB SNDR for Time-Interleaved ADCs in 65-nm CMOS","publication_year":2020,"publication_date":"2020-10-28","ids":{"openalex":"https://openalex.org/W3097426630","doi":"https://doi.org/10.1142/s0218126621501437","mag":"3097426630"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126621501437","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621501437","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100364714","display_name":"Lei Zhao","orcid":"https://orcid.org/0000-0002-5421-6101"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Zhao","raw_affiliation_strings":["Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021772164","display_name":"Dengquan Li","orcid":"https://orcid.org/0000-0002-9913-4644"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Dengquan Li","raw_affiliation_strings":["Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088888639","display_name":"Henghui Mao","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Henghui Mao","raw_affiliation_strings":["Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029968632","display_name":"Ruixue Ding","orcid":"https://orcid.org/0000-0001-9296-535X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruixue Ding","raw_affiliation_strings":["Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics Xidian University, Xi\u2019an 710071, P.\u00a0R.\u00a0China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5021772164"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0853,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.4034182,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"30","issue":"08","first_page":"2150143","last_page":"2150143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7296753525733948},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6855371594429016},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5574058294296265},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5567855834960938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5248984098434448},{"id":"https://openalex.org/keywords/feedthrough","display_name":"Feedthrough","score":0.48457634449005127},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.45287004113197327},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4135812520980835},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22799313068389893},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19755175709724426}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7296753525733948},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6855371594429016},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5574058294296265},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5567855834960938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5248984098434448},{"id":"https://openalex.org/C2777303812","wikidata":"https://www.wikidata.org/wiki/Q5441253","display_name":"Feedthrough","level":2,"score":0.48457634449005127},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.45287004113197327},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4135812520980835},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22799313068389893},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19755175709724426}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126621501437","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621501437","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1190162107","display_name":null,"funder_award_id":"61904133","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5852335669","display_name":null,"funder_award_id":"61674118","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6879825327","display_name":null,"funder_award_id":"20JY020","funder_id":"https://openalex.org/F4320335970","funder_display_name":"Scientific Research Plan Projects of Shaanxi Education Department"},{"id":"https://openalex.org/G8035084144","display_name":null,"funder_award_id":"2018M640954","funder_id":"https://openalex.org/F4320335443","funder_display_name":"Postdoctoral Research Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335443","display_name":"Postdoctoral Research Foundation of China","ror":null},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null},{"id":"https://openalex.org/F4320335970","display_name":"Scientific Research Plan Projects of Shaanxi Education Department","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1952988128","https://openalex.org/W2018915028","https://openalex.org/W2048505778","https://openalex.org/W2138703386","https://openalex.org/W2158350727","https://openalex.org/W2161678517","https://openalex.org/W2288666147","https://openalex.org/W2301946076","https://openalex.org/W2738300304","https://openalex.org/W2801969541","https://openalex.org/W2907232526","https://openalex.org/W2909459037","https://openalex.org/W2966627545"],"related_works":["https://openalex.org/W2163099566","https://openalex.org/W1997747084","https://openalex.org/W2355825791","https://openalex.org/W1763422541","https://openalex.org/W2002045841","https://openalex.org/W2973331689","https://openalex.org/W2768468721","https://openalex.org/W2540631047","https://openalex.org/W1998850567","https://openalex.org/W1642364828"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,17,33,102],"32-GS/s":[4],"front-end":[5],"sampling":[6],"circuit":[7],"(FESC)":[8],"in":[9],"65-nm":[10],"CMOS.":[11],"The":[12,40],"FESC":[13,80],"is":[14,57,93],"designed":[15],"for":[16],"32-channel":[18],"time-interleaved":[19],"analog-to-digital":[20],"converter":[21],"(ADC),":[22],"and":[23,38,42,49,69,88],"the":[24,61,64,67,70,75,78,89],"[Formula:":[25],"see":[26,83],"text]":[27],"two-stage":[28],"interleaving":[29],"structure":[30],"leads":[31],"to":[32,59,95],"good":[34],"trade-off":[35],"between":[36,66],"bandwidth":[37,62],"linearity.":[39],"analysis":[41],"cancellation":[43],"of":[44,63],"charge":[45],"injection,":[46],"clock":[47],"feedthrough,":[48],"signal":[50],"feedthrough":[51],"are":[52],"presented.":[53],"Inductor":[54],"peaking":[55],"technique":[56],"adopted":[58],"extend":[60],"buffer":[65],"first":[68],"second":[71],"stage.":[72],"Based":[73],"on":[74],"simulation":[76],"results,":[77],"proposed":[79],"consumes":[81],"136[Formula:":[82],"text]mW":[84],"at":[85,98],"32":[86],"GS/s,":[87],"signal-to-noise":[90],"ratio":[91],"(SNDR)":[92],"up":[94],"39.55":[96],"dB":[97],"Nyquist":[99],"input,":[100],"achieving":[101],"state-of-the-art":[103],"power":[104],"efficiency.":[105]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}
