{"id":"https://openalex.org/W3027800037","doi":"https://doi.org/10.1142/s0218126621500377","title":"An Efficient Design for Area-Efficient Truncated Adaptive Booth Multiplier for Signal Processing Applications","display_name":"An Efficient Design for Area-Efficient Truncated Adaptive Booth Multiplier for Signal Processing Applications","publication_year":2020,"publication_date":"2020-05-20","ids":{"openalex":"https://openalex.org/W3027800037","doi":"https://doi.org/10.1142/s0218126621500377","mag":"3027800037"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126621500377","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621500377","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107748825","display_name":"Swarnalatha Radhakrishnan","orcid":"https://orcid.org/0000-0001-9583-8700"},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S. Radhakrishnan","raw_affiliation_strings":["School of Electrical and Electronics, SASTRA Deemed to be University, Thanjavur, Tamilnadu - 613401, India"],"raw_orcid":"https://orcid.org/0000-0001-9583-8700","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics, SASTRA Deemed to be University, Thanjavur, Tamilnadu - 613401, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006683756","display_name":"Rakesh Kumar Karn","orcid":"https://orcid.org/0000-0002-2495-8198"},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rakesh Kumar Karn","raw_affiliation_strings":["School of Electrical & Electronics Engineering, SASTRA Deemed University, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronics Engineering, SASTRA Deemed University, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070069583","display_name":"T. Nirmalraj","orcid":null},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T. Nirmalraj","raw_affiliation_strings":["SASTRA Deemed University, Thanjavur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SASTRA Deemed University, Thanjavur, India","institution_ids":["https://openalex.org/I932239252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5107748825"],"corresponding_institution_ids":["https://openalex.org/I932239252"],"apc_list":null,"apc_paid":null,"fwci":0.3121,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.56272556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"30","issue":"03","first_page":"2150037","last_page":"2150037"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7976502180099487},{"id":"https://openalex.org/keywords/booths-multiplication-algorithm","display_name":"Booth's multiplication algorithm","score":0.7006266117095947},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5709846615791321},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5565203428268433},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5464651584625244},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5175185203552246},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4799671173095703},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.41072189807891846},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3805186152458191},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3760942220687866},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35593295097351074},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14564797282218933}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7976502180099487},{"id":"https://openalex.org/C72475854","wikidata":"https://www.wikidata.org/wiki/Q477049","display_name":"Booth's multiplication algorithm","level":4,"score":0.7006266117095947},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5709846615791321},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5565203428268433},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5464651584625244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5175185203552246},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4799671173095703},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.41072189807891846},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3805186152458191},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3760942220687866},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35593295097351074},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14564797282218933},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126621500377","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621500377","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1992277774","https://openalex.org/W2008579622","https://openalex.org/W2031130631","https://openalex.org/W2049352301","https://openalex.org/W2077978408","https://openalex.org/W2087670726","https://openalex.org/W2102915015","https://openalex.org/W2116090411","https://openalex.org/W2129774788","https://openalex.org/W2130132302","https://openalex.org/W2158407912","https://openalex.org/W2430212947","https://openalex.org/W2461274627","https://openalex.org/W2509023811","https://openalex.org/W2518769093","https://openalex.org/W2567221055","https://openalex.org/W2577531088","https://openalex.org/W2589986623","https://openalex.org/W2619755451","https://openalex.org/W2620644616","https://openalex.org/W2724179430","https://openalex.org/W2746351350","https://openalex.org/W2755877311","https://openalex.org/W2765809286","https://openalex.org/W2766160566","https://openalex.org/W2771874063","https://openalex.org/W2800928021","https://openalex.org/W2801323795","https://openalex.org/W2802831927","https://openalex.org/W2883340368","https://openalex.org/W2888247796","https://openalex.org/W2894391362","https://openalex.org/W2899084402","https://openalex.org/W2941871756","https://openalex.org/W4247563072"],"related_works":["https://openalex.org/W4312097652","https://openalex.org/W4213042818","https://openalex.org/W2189403562","https://openalex.org/W2377156450","https://openalex.org/W2130189324","https://openalex.org/W3138499576","https://openalex.org/W4281629491","https://openalex.org/W2352033875","https://openalex.org/W2086473731","https://openalex.org/W2370292629"],"abstract_inverted_index":{"In":[0,38,65,212],"digital":[1],"signal":[2],"processing":[3,10],"(DSP),":[4],"the":[5,27,63,66,73,78,90,97,112,115,132,141,169,189,216],"most":[6],"valuable":[7],"elements":[8],"of":[9,69,75,80,117,134,144,161,173],"architecture":[11,124],"are":[12,31,83,182],"multiplier.":[13,211],"The":[14,55,121,158,179],"conventional":[15],"partial":[16,57,70,118],"products":[17,30,82],"array":[18,59],"is":[19,49,60,108,125,136,156,193],"to":[20,33,61,95,100,110],"create":[21,62],"extra":[22,56],"rows":[23],"and":[24,77,102,114,153,176,209,223],"columns.":[25],"Generally,":[26],"fixed":[28],"multiplication":[29,53,143],"truncated":[32,52,162],"[Formula:":[34,145],"see":[35,146],"text]":[36,147],"bits.":[37],"this":[39],"paper,":[40],"we":[41],"introduced":[42],"an":[43],"adaptive":[44,164],"booth":[45,165,218],"multiplier":[46,198,208,220],"concept,":[47],"which":[48],"based":[50,163],"on":[51],"procedure.":[54],"product":[58,71,119],"complexities.":[64],"higher":[67],"order":[68],"array,":[72],"deletion":[74],"LSB":[76],"nongeneration":[79,101],"initial":[81],"achieved.":[84],"We":[85],"added":[86],"compensation":[87],"bits":[88,155],"at":[89],"appropriate":[91],"retained":[92],"bit":[93,142,214],"position":[94],"minimize":[96],"error":[98,180,186],"due":[99],"omission.":[103],"Here,":[104],"our":[105],"proposed":[106,122,159,190,217],"work":[107],"used":[109],"reduce":[111],"overhead":[113],"complexity":[116],"array.":[120],"concept":[123,191],"implemented":[126],"in":[127],"Verilog":[128],"HDL":[129],"software;":[130],"also":[131],"design":[133],"RTL":[135],"manufactured.":[137],"For":[138],"experimental":[139],"work,":[140],"with":[148,195],"8,":[149],"10,":[150],"12,":[151],"14":[152],"16":[154],"used.":[157],"method":[160],"encoding":[166,219],"has":[167],"shown":[168],"lower":[170],"value":[171],"results":[172],"area,":[174],"delay":[175],"power":[177],"consumption.":[178],"performances":[181],"executed":[183],"by":[184],"various":[185,196],"normalizations.":[187],"Finally,":[188],"performance":[192,225],"checked":[194],"state-of-art":[197],"methodologies":[199],"such":[200],"as":[201],"carry":[202],"width":[203],"multiplier,":[204,206],"Vedic":[205],"voltage-mode":[207],"Wallace":[210],"every":[213],"value,":[215],"delivers":[221],"better":[222],"optimal":[224],"result.":[226]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}