{"id":"https://openalex.org/W3135390746","doi":"https://doi.org/10.1142/s0218126621200048","title":"NBTI-Aware Power Gating Design with Dynamically Varying Stress Probability Control on Sleep Transistor","display_name":"NBTI-Aware Power Gating Design with Dynamically Varying Stress Probability Control on Sleep Transistor","publication_year":2021,"publication_date":"2021-02-27","ids":{"openalex":"https://openalex.org/W3135390746","doi":"https://doi.org/10.1142/s0218126621200048","mag":"3135390746"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126621200048","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621200048","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103003705","display_name":"Abhishek Bhattacharjee","orcid":"https://orcid.org/0000-0002-9664-1050"},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Abhishek Bhattacharjee","raw_affiliation_strings":["Department of ECE, National Institute of Technology, Agartala, Agartala, Tripura 799046, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology, Agartala, Agartala, Tripura 799046, India","institution_ids":["https://openalex.org/I196486160"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046717391","display_name":"Sambhu Nath Pradhan","orcid":"https://orcid.org/0000-0002-5461-6535"},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sambhu Nath Pradhan","raw_affiliation_strings":["Department of ECE, National Institute of Technology, Agartala, Agartala, Tripura 799046, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology, Agartala, Agartala, Tripura 799046, India","institution_ids":["https://openalex.org/I196486160"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103003705"],"corresponding_institution_ids":["https://openalex.org/I196486160"],"apc_list":null,"apc_paid":null,"fwci":1.0027,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.74856096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"30","issue":"11","first_page":"2120004","last_page":"2120004"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6842467188835144},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6567502617835999},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.6412088871002197},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6329322457313538},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4751056134700775},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4678904116153717},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4630814492702484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40281784534454346},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.35882291197776794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33922070264816284},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3309818506240845},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3238314390182495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3042433261871338},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20880606770515442},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08769994974136353}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6842467188835144},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6567502617835999},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.6412088871002197},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6329322457313538},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4751056134700775},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4678904116153717},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4630814492702484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40281784534454346},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.35882291197776794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33922070264816284},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3309818506240845},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3238314390182495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3042433261871338},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20880606770515442},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08769994974136353},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126621200048","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621200048","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1989662831","https://openalex.org/W1991891926","https://openalex.org/W2006642468","https://openalex.org/W2060311166","https://openalex.org/W2067500889","https://openalex.org/W2076372184","https://openalex.org/W2140945099","https://openalex.org/W2146885980","https://openalex.org/W2169578282","https://openalex.org/W2343750816","https://openalex.org/W2405880506","https://openalex.org/W2606420487","https://openalex.org/W2977456222","https://openalex.org/W2978403380","https://openalex.org/W2999500237","https://openalex.org/W3006576740","https://openalex.org/W3031871045","https://openalex.org/W3151319421"],"related_works":["https://openalex.org/W1999919743","https://openalex.org/W2081382200","https://openalex.org/W2100282217","https://openalex.org/W2157278395","https://openalex.org/W2164047446","https://openalex.org/W3033168326","https://openalex.org/W2609002938","https://openalex.org/W2126351224","https://openalex.org/W1556819175","https://openalex.org/W2117835845"],"abstract_inverted_index":{"With":[0],"the":[1,5,14,21,44,47,79,83,92,98,123,126,190],"aggressive":[2],"scaling":[3],"of":[4,33,46,82,90,125,140,181],"transistor,":[6,100],"Negative":[7],"Bias":[8],"Temperature":[9],"Instability":[10],"(NBTI)":[11],"has":[12],"become":[13],"most":[15],"dominant":[16],"aging":[17],"effect":[18,65,94],"which":[19],"causes":[20],"device":[22,30],"parameter":[23,31],"to":[24,58,96,106,121,150,160,189],"degrade":[25],"over":[26],"its":[27,151,166],"lifetime.":[28,167],"This":[29],"degradation":[32,148,163],"logic":[34,85],"gates":[35],"in":[36,71],"nanometer":[37],"technology":[38],"is":[39,95,119],"a":[40,112,137],"major":[41],"concern":[42],"for":[43,175],"reliability":[45],"digital":[48],"circuit.":[49,86,127],"It":[50],"becomes":[51],"even":[52],"more":[53,158],"critical":[54],"when":[55,145],"it":[56,102],"comes":[57],"power":[59,73,116,204],"gating":[60,74,117],"structure,":[61],"as":[62],"small":[63],"NBTI":[64,93,114,146,162],"on":[66,170],"PMOS":[67],"sleep":[68,99,129,177],"transistor":[69],"used":[70],"header-based":[72],"structure":[75],"would":[76],"seriously":[77],"affect":[78],"reliability,":[80],"performance":[81],"whole":[84],"The":[87],"conventional":[88,191],"method":[89],"mitigating":[91],"oversize":[97],"but":[101],"also":[103],"gives":[104],"rise":[105],"leakage":[107],"overhead.":[108,207],"In":[109],"this":[110],"work,":[111],"novel":[113],"aware":[115],"architecture":[118],"presented":[120],"improve":[122,165],"lifetime":[124,185],"Here,":[128],"transistors":[130],"(STs)":[131],"are":[132,142],"switched":[133],"ON/OFF":[134],"periodically":[135],"and":[136,164,183,195,205],"greater":[138],"number":[139],"STs":[141,156],"turned":[143],"ON,":[144],"related":[147],"reaches":[149],"threshold":[152],"value":[153],"so":[154],"that":[155],"get":[157],"time":[159],"anneal":[161],"Simulation":[168],"result":[169],"ISCAS\u201985":[171],"benchmark":[172],"circuits":[173],"shows":[174],"40%":[176],"signal,":[178],"an":[179],"average":[180],"51.2%":[182],"14%":[184],"improvement":[186],"with":[187,202],"respect":[188],"over-sizing":[192],"(OS)":[193],"technique":[194],"normal":[196],"stress":[197],"probability":[198],"control":[199],"method,":[200],"respectively":[201],"some":[203],"area":[206]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}