{"id":"https://openalex.org/W2996211182","doi":"https://doi.org/10.1142/s0218126620501868","title":"Efficient Diminished-1 Modulo (2n+1) Adder Using Parallel Prefix Adder","display_name":"Efficient Diminished-1 Modulo (2n+1) Adder Using Parallel Prefix Adder","publication_year":2019,"publication_date":"2019-12-20","ids":{"openalex":"https://openalex.org/W2996211182","doi":"https://doi.org/10.1142/s0218126620501868","mag":"2996211182"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126620501868","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126620501868","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086727174","display_name":"Subodh Kumar Singhal","orcid":"https://orcid.org/0000-0002-1136-1421"},"institutions":[{"id":"https://openalex.org/I25205351","display_name":"Jaypee University of Engineering and Technology, Guna","ror":"https://ror.org/040jmyh64","country_code":"IN","type":"education","lineage":["https://openalex.org/I25205351"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subodh Kumar Singhal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, AB-Road, Raghogarh, Guna, Madhya Pradesh 473226, India"],"raw_orcid":"https://orcid.org/0000-0002-1136-1421","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, AB-Road, Raghogarh, Guna, Madhya Pradesh 473226, India","institution_ids":["https://openalex.org/I25205351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019078090","display_name":"Basant Kumar Mohanty","orcid":"https://orcid.org/0000-0002-1542-1575"},"institutions":[{"id":"https://openalex.org/I226983648","display_name":"Narsee Monjee Institute of Management Studies","ror":"https://ror.org/04qksbm30","country_code":"IN","type":"education","lineage":["https://openalex.org/I226983648"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. K. Mohanty","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, SVKM\u2019s NMIMS, Shirpur Campus, Mukesh Patel School of Technology Management and Engineering, Shirpur, Maharashtra 425404, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, SVKM\u2019s NMIMS, Shirpur Campus, Mukesh Patel School of Technology Management and Engineering, Shirpur, Maharashtra 425404, India","institution_ids":["https://openalex.org/I226983648"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087401305","display_name":"Sujit Kumar Patel","orcid":"https://orcid.org/0000-0002-6160-1809"},"institutions":[{"id":"https://openalex.org/I162030827","display_name":"Thapar Institute of Engineering & Technology","ror":"https://ror.org/00wdq3744","country_code":"IN","type":"education","lineage":["https://openalex.org/I162030827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sujit Kumar Patel","raw_affiliation_strings":["ECED, Thapar Institute of Engineering and Technology, Patiala, Punjab 147004, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECED, Thapar Institute of Engineering and Technology, Patiala, Punjab 147004, India","institution_ids":["https://openalex.org/I162030827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101994520","display_name":"Gaurav Saxena","orcid":"https://orcid.org/0000-0003-2524-5672"},"institutions":[{"id":"https://openalex.org/I25205351","display_name":"Jaypee University of Engineering and Technology, Guna","ror":"https://ror.org/040jmyh64","country_code":"IN","type":"education","lineage":["https://openalex.org/I25205351"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Saxena","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, AB-Road, Raghogarh, Guna, Madhya Pradesh, 473226, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, AB-Road, Raghogarh, Guna, Madhya Pradesh, 473226, India","institution_ids":["https://openalex.org/I25205351"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1168,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.48102397,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"29","issue":"12","first_page":"2050186","last_page":"2050186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9405256509780884},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.702246367931366},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.682968258857727},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6567691564559937},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5349968671798706},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.531423807144165},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4742293059825897},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.43619397282600403},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.4201183617115021},{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.4195353388786316},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4081175625324249},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.348641037940979},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.2655959725379944},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06333300471305847}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9405256509780884},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.702246367931366},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.682968258857727},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6567691564559937},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5349968671798706},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.531423807144165},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4742293059825897},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.43619397282600403},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.4201183617115021},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.4195353388786316},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4081175625324249},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.348641037940979},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.2655959725379944},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06333300471305847},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126620501868","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126620501868","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W193903492","https://openalex.org/W1605116544","https://openalex.org/W1963965124","https://openalex.org/W1967861055","https://openalex.org/W1994755140","https://openalex.org/W2025681726","https://openalex.org/W2034833016","https://openalex.org/W2070633734","https://openalex.org/W2080580079","https://openalex.org/W2094799249","https://openalex.org/W2096465027","https://openalex.org/W2097414281","https://openalex.org/W2120088694","https://openalex.org/W2122910852","https://openalex.org/W2141971978","https://openalex.org/W2144141243","https://openalex.org/W2147743025","https://openalex.org/W2309968414","https://openalex.org/W2315607643","https://openalex.org/W2465047351","https://openalex.org/W2541039816","https://openalex.org/W2890383074"],"related_works":["https://openalex.org/W2777618078","https://openalex.org/W2902180427","https://openalex.org/W2186469553","https://openalex.org/W2339546864","https://openalex.org/W2181740462","https://openalex.org/W1108467054","https://openalex.org/W4384928667","https://openalex.org/W2914874591","https://openalex.org/W3185490203","https://openalex.org/W1990212493"],"abstract_inverted_index":{"Parallel":[0],"prefix":[1],"adder":[2,14,102,125,150],"(PPA)":[3],"is":[4,25,29,58,104],"the":[5,39,50,91,144,147],"core":[6],"component":[7],"of":[8,53,56,115,133,146],"diminished-1":[9,97,120],"modulo":[10,98,121,149],"([Formula:":[11,99,122],"see":[12,100,123],"text])":[13,101,124],"structure.":[15,151],"In":[16],"this":[17],"paper,":[18],"group-carry":[19],"selection":[20,47],"logic":[21,33,51,68],"based":[22,43],"PPA":[23,41,57,72,93,108],"design":[24,42,73,109],"proposed":[26,71,107,119],"and":[27,85,110,138],"it":[28],"free":[30],"from":[31],"redundant":[32],"operations":[34],"which":[35],"otherwise":[36],"present":[37],"in":[38,61,135,140],"existing":[40,92,116,148],"on":[44],"group":[45],"sum":[46],"logic.":[48],"Further,":[49],"expression":[52],"pre-processing":[54],"unit":[55],"also":[59],"presented":[60,105],"a":[62,131],"simplified":[63],"form":[64],"to":[65],"save":[66],"some":[67],"resources.":[69],"The":[70,118],"for":[74,127],"bit-width":[75,128],"32-bit":[76,129],"involves":[77],"26.1%":[78],"less":[79,83],"area,":[80],"consumes":[81],"28.4%":[82],"power":[84],"marginally":[86],"higher":[87],"critical-path":[88],"delay":[89],"than":[90,143],"design.":[94,117],"An":[95],"efficient":[96],"structure":[103,126],"using":[106],"modified":[111],"carry":[112],"computation":[113],"algorithm":[114],"offers":[130],"saving":[132],"25.5%":[134],"area-delay-product":[136],"(ADP)":[137],"24.1%":[139],"energy-delay-product":[141],"(EDP)":[142],"best":[145]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}