{"id":"https://openalex.org/W2988861942","doi":"https://doi.org/10.1142/s0218126620501649","title":"Logic Design Using Modules and Nonlinear Integer Programming","display_name":"Logic Design Using Modules and Nonlinear Integer Programming","publication_year":2019,"publication_date":"2019-11-15","ids":{"openalex":"https://openalex.org/W2988861942","doi":"https://doi.org/10.1142/s0218126620501649","mag":"2988861942"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126620501649","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126620501649","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067460278","display_name":"C. Pavlatos","orcid":null},"institutions":[{"id":"https://openalex.org/I2802113776","display_name":"Hellenic Air Force","ror":"https://ror.org/044xk2674","country_code":"GR","type":"government","lineage":["https://openalex.org/I2802113776"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"C. Pavlatos","raw_affiliation_strings":["Department of of Informatics & Computers, Hellenic Air Force Academy, Dekelia Air base, Athens 13671, Greece"],"affiliations":[{"raw_affiliation_string":"Department of of Informatics & Computers, Hellenic Air Force Academy, Dekelia Air base, Athens 13671, Greece","institution_ids":["https://openalex.org/I2802113776"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087059289","display_name":"Alexandros C. Dimopoulos","orcid":"https://orcid.org/0000-0002-4602-2040"},"institutions":[{"id":"https://openalex.org/I152516533","display_name":"Hellenic Naval Academy","ror":"https://ror.org/02y84bs66","country_code":"GR","type":"education","lineage":["https://openalex.org/I152516533"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. C. Dimopoulos","raw_affiliation_strings":["Hellenic Naval Academy, Hatzikyriakou Ave., Pireaus 18539, Greece"],"affiliations":[{"raw_affiliation_string":"Hellenic Naval Academy, Hatzikyriakou Ave., Pireaus 18539, Greece","institution_ids":["https://openalex.org/I152516533"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091386217","display_name":"G. Papakonstantinou","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Papakonstantinou","raw_affiliation_strings":["School of Electrical and Computer Engineering, National Technical University of Athens, Zografou Campus, Athens 15780, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens, Zografou Campus, Athens 15780, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067460278"],"corresponding_institution_ids":["https://openalex.org/I2802113776"],"apc_list":null,"apc_paid":null,"fwci":0.194,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56151626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"29","issue":"10","first_page":"2050164","last_page":"2050164"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7381302118301392},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5521723031997681},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.541208028793335},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5399830341339111},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5105456113815308},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4800185263156891},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4598274230957031},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44252049922943115},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40375030040740967},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4000297784805298},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.397146075963974},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3363780975341797},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.11113622784614563},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09283170104026794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09100896120071411}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7381302118301392},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5521723031997681},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.541208028793335},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5399830341339111},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5105456113815308},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4800185263156891},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4598274230957031},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44252049922943115},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40375030040740967},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4000297784805298},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.397146075963974},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3363780975341797},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.11113622784614563},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09283170104026794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09100896120071411},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126620501649","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126620501649","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1481714151","https://openalex.org/W1965720475","https://openalex.org/W1983160231","https://openalex.org/W2004407575","https://openalex.org/W2106292145","https://openalex.org/W2118131845","https://openalex.org/W2159137945","https://openalex.org/W2170552708","https://openalex.org/W2301422204","https://openalex.org/W2601849792"],"related_works":["https://openalex.org/W1955994142","https://openalex.org/W2789349722","https://openalex.org/W2139569078","https://openalex.org/W2098419840","https://openalex.org/W1902382435","https://openalex.org/W2783353247","https://openalex.org/W3140964507","https://openalex.org/W2965922527","https://openalex.org/W2165536088","https://openalex.org/W2045314178"],"abstract_inverted_index":{"Using":[0],"logic":[1,9,43],"gates":[2],"is":[3,19,24,39,98],"the":[4,15,22,61,72,78],"traditional":[5],"way":[6],"of":[7,17,30,77,108],"designing":[8,42],"circuits.":[10],"However,":[11],"in":[12,71],"many":[13],"cases,":[14],"use":[16,46],"modules":[18,48],"advantageous":[20],"as":[21,47],"module":[23],"considered":[25],"a":[26,36],"uniform":[27],"structure":[28],"composed":[29],"multiple":[31],"gates.":[32],"In":[33],"this":[34],"paper,":[35],"nonlinear":[37],"approach":[38],"proposed":[40],"for":[41,45,92,105],"circuits":[44],"multiplexers":[49],"(MUXs)":[50],"or":[51],"Reed\u2013Muller":[52],"universal":[53],"blocks":[54],"(RMs).":[55],"The":[56,74,96],"experimental":[57],"results":[58,65],"show":[59],"that":[60,81],"method":[62,79,97],"gives":[63],"better":[64],"compared":[66],"to":[67],"other":[68],"methods":[69],"available":[70],"literature.":[73],"main":[75],"advantages":[76],"are":[80],"it":[82,86],"guarantees":[83],"minimality":[84],"and":[85,101],"can":[87,102],"also":[88],"handle":[89],"Boolean":[90],"functions":[91],"incompletely":[93],"specified":[94],"functions.":[95],"general":[99],"enough":[100],"be":[103],"used":[104],"any":[106],"kind":[107],"modules.":[109]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}