{"id":"https://openalex.org/W2968802569","doi":"https://doi.org/10.1142/s0218126620501108","title":"A Novel CML Latch-Based Wave-Pipelined Asynchronous SerDes Transceiver for Low-Power Application","display_name":"A Novel CML Latch-Based Wave-Pipelined Asynchronous SerDes Transceiver for Low-Power Application","publication_year":2019,"publication_date":"2019-08-13","ids":{"openalex":"https://openalex.org/W2968802569","doi":"https://doi.org/10.1142/s0218126620501108","mag":"2968802569"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126620501108","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126620501108","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033549863","display_name":"Mahesh Kumawat","orcid":"https://orcid.org/0000-0003-3128-4029"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahesh Kumawat","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Indore, Simrol, Indore 453552, Madhya Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Indore, Simrol, Indore 453552, Madhya Pradesh, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021652779","display_name":"Mohit Singh Choudhary","orcid":"https://orcid.org/0000-0001-7269-8872"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohit Singh Choudhary","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai 400076, Maharashtra, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai 400076, Maharashtra, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087728626","display_name":"Ravi Kumar","orcid":"https://orcid.org/0000-0002-0802-2365"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ravi Kumar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Indore, Simrol, Indore 453552, Madhya Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Indore, Simrol, Indore 453552, Madhya Pradesh, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101854413","display_name":"Gaurav Singh","orcid":"https://orcid.org/0000-0001-8728-3936"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Singh","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Indore, Simrol, Indore 453552, Madhya Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Indore, Simrol, Indore 453552, Madhya Pradesh, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068792760","display_name":"Santosh Kumar Vishvakarma","orcid":"https://orcid.org/0000-0003-4223-0077"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Santosh Kumar Vishvakarma","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Indore, Simrol, Indore 453552, Madhya Pradesh, India"],"raw_orcid":"https://orcid.org/0000-0003-4223-0077","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Indore, Simrol, Indore 453552, Madhya Pradesh, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5068792760"],"corresponding_institution_ids":["https://openalex.org/I64295750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07383548,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"29","issue":"07","first_page":"2050110","last_page":"2050110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.9695234298706055},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7638369798660278},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7256011366844177},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.674957275390625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5769221186637878},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.5190951824188232},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.505228579044342},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4864232540130615},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4550136625766754},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.45138034224510193},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.436576783657074},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42158833146095276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37959444522857666},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3400876522064209},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3010045886039734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25790780782699585},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.18478429317474365},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13213318586349487},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12055584788322449}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.9695234298706055},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7638369798660278},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7256011366844177},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.674957275390625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5769221186637878},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.5190951824188232},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.505228579044342},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4864232540130615},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4550136625766754},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.45138034224510193},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.436576783657074},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42158833146095276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37959444522857666},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3400876522064209},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3010045886039734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25790780782699585},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.18478429317474365},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13213318586349487},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12055584788322449}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1142/s0218126620501108","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126620501108","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:dsapce.library.iitb.ac.in:100/27308","is_oa":false,"landing_page_url":"http://dspace.library.iitb.ac.in/xmlui/handle/100/27308","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2019727651","https://openalex.org/W2041317581","https://openalex.org/W2055340423","https://openalex.org/W2069223634","https://openalex.org/W2082710254","https://openalex.org/W2103486973","https://openalex.org/W2104760316","https://openalex.org/W2119192713","https://openalex.org/W2123892792","https://openalex.org/W2126654611","https://openalex.org/W2135196523","https://openalex.org/W2145876553","https://openalex.org/W2171225035","https://openalex.org/W2587467198","https://openalex.org/W2625056576","https://openalex.org/W3144542234","https://openalex.org/W4230728857"],"related_works":["https://openalex.org/W2130047965","https://openalex.org/W3145088891","https://openalex.org/W2957422867","https://openalex.org/W2533528193","https://openalex.org/W2143950660","https://openalex.org/W2382232495","https://openalex.org/W2734818042","https://openalex.org/W3160420002","https://openalex.org/W2324994223","https://openalex.org/W2968802569"],"abstract_inverted_index":{"In":[0,44],"the":[1,16,39,84,94,119,143,159],"present":[2,48],"technology":[3],"development":[4],"billions":[5],"of":[6,18,22,32,41,78],"transistors":[7],"are":[8],"fabricated":[9],"on":[10],"a":[11,49,70,132],"single":[12],"chip,":[13],"which":[14,80,101,117,167],"improves":[15],"performance":[17],"circuits":[19,116],"in":[20,83,138,149],"terms":[21],"high":[23],"data":[24,33,125,185],"transmission":[25,34,186],"speed":[26,35,111],"and":[27,54,72,89,161],"power":[28,79,156,190],"consumption.":[29],"This":[30,63],"requirement":[31],"is":[36,81,97,136,147,163,168],"achieved":[37],"with":[38,188],"help":[40],"high-speed":[42,50],"transceivers.":[43],"this":[45],"paper,":[46],"we":[47],"asynchronous":[51,64,179],"wave-pipelined":[52],"serializer":[53,160],"deserializer":[55,162],"(SerDes)":[56],"transceiver":[57,65,181],"implemented":[58,148],"using":[59,99],"current-mode":[60],"logic":[61],"(CML).":[62],"circuit":[66,106,120,146],"does":[67],"not":[68],"require":[69],"clock":[71],"therefore":[73],"it":[74],"saves":[75,102],"large":[76],"amount":[77],"consumed":[82,157],"phase":[85],"locked":[86],"loop":[87],"(PLL)":[88],"frequency":[90],"synthesizer":[91],"circuits.":[92],"Further,":[93],"proposed":[95,137,178],"design":[96,140],"built":[98],"CML":[100,105,130,134],"more":[103],"power.":[104],"operates":[107,182],"at":[108,123,183],"relatively":[109],"higher":[110,124],"as":[112,171],"compared":[113,172],"to":[114,121,128,141,173],"CMOS":[115,151],"helps":[118],"operate":[122],"rate.":[126],"Compared":[127],"conventional":[129],"latch,":[131],"novel":[133],"latch":[135],"our":[139],"increase":[142],"speed.":[144],"The":[145,154,177],"standard":[150],"65-nm":[152],"technology.":[153],"total":[155],"by":[158],"9.32[Formula:":[164],"see":[165],"text]mW,":[166],"very":[169],"less":[170],"published":[174],"related":[175],"works.":[176],"SerDes":[180],"18.1-Gbps":[184],"rate":[187],"low":[189],"dissipation.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}