{"id":"https://openalex.org/W2945938935","doi":"https://doi.org/10.1142/s021812662050067x","title":"A 32 nm Read Disturb-free 11T SRAM Cell with Improved Write Ability","display_name":"A 32 nm Read Disturb-free 11T SRAM Cell with Improved Write Ability","publication_year":2019,"publication_date":"2019-05-16","ids":{"openalex":"https://openalex.org/W2945938935","doi":"https://doi.org/10.1142/s021812662050067x","mag":"2945938935"},"language":"en","primary_location":{"id":"doi:10.1142/s021812662050067x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812662050067x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002802556","display_name":"S. R. Mansore","orcid":"https://orcid.org/0000-0001-5091-8045"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. R. Mansore","raw_affiliation_strings":["Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053651791","display_name":"R. S. Gamad","orcid":"https://orcid.org/0000-0002-0367-6861"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. S. Gamad","raw_affiliation_strings":["Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077190711","display_name":"D. K. Mishra","orcid":"https://orcid.org/0000-0001-9655-0362"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. K. Mishra","raw_affiliation_strings":["Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002802556"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4843,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.64966704,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"29","issue":"05","first_page":"2050067","last_page":"2050067"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.575362503528595},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5049501061439514},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41798263788223267},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.41775691509246826},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33357125520706177},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2941319942474365},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1416730284690857}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.575362503528595},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5049501061439514},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41798263788223267},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.41775691509246826},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33357125520706177},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2941319942474365},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1416730284690857},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s021812662050067x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812662050067x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1988935511","https://openalex.org/W2002612140","https://openalex.org/W2004965314","https://openalex.org/W2017956786","https://openalex.org/W2023935535","https://openalex.org/W2065964663","https://openalex.org/W2067168777","https://openalex.org/W2099087448","https://openalex.org/W2105175332","https://openalex.org/W2109025904","https://openalex.org/W2123085386","https://openalex.org/W2125347149","https://openalex.org/W2134884071","https://openalex.org/W2153090059","https://openalex.org/W2164330002","https://openalex.org/W2547958591","https://openalex.org/W2650594027","https://openalex.org/W2768020833","https://openalex.org/W2786918057","https://openalex.org/W2895303750"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W4308090481","https://openalex.org/W3211992815"],"abstract_inverted_index":{"Data":[0],"stability,":[1],"write":[2,28,36,44],"ability":[3,37],"and":[4,29,78,94,119,132,150,158],"leakage":[5],"power":[6,170,181],"are":[7,54],"major":[8],"concerns":[9],"in":[10],"submicron":[11],"static":[12,84,104],"random":[13],"access":[14],"memory":[15],"(SRAM)":[16],"cell":[17,25,33,73,145,175,185,192,199],"design.":[18],"This":[19],"paper":[20],"presents":[21],"an":[22],"11T":[23,198],"SRAM":[24],"with":[26],"differential":[27],"single-ended":[30],"read.":[31],"Proposed":[32,162,197],"offers":[34],"improved":[35],"by":[38],"interrupting":[39],"its":[40],"ground":[41],"connection":[42],"during":[43],"operation.":[45,52],"Separate":[46],"read":[47,51,83,169],"buffer":[48],"provides":[49],"disturb-free":[50],"Characteristics":[53],"obtained":[55],"from":[56],"HSPICE":[57],"simulation":[58],"using":[59],"32[Formula:":[60],"see":[61,76,80,101,114,117,121,148,152,166,178,188,195,202],"text]nm":[62],"high-performance":[63],"predictive":[64],"technology":[65],"model.":[66],"Simulation":[67],"results":[68],"show":[69],"that":[70,209],"the":[71,109,143,183],"proposed":[72,110,144,184],"achieves":[74],"4.5[Formula:":[75],"text]":[77,81,118,122,149,153,167,189,203],"1.06[Formula:":[79],"higher":[82],"noise":[85,105],"margin":[86,106],"(RSNM)":[87],"as":[88,124,154,171,206],"compared":[89,125,172,207],"to":[90,126,173,208],"conventional":[91,211],"6T":[92],"(C6T)":[93],"PNN-based":[95,133],"10T":[96,131,134],"cells,":[97,135,160],"respectively,":[98,136],"at":[99,137,176,193],"0.4[Formula:":[100,177,194],"text]V.":[102,179,196],"Write":[103,139],"(WSNM)":[107],"of":[108,128,142,156,182,190,210],"design":[111],"is":[112,146,186],"1.65[Formula:":[113,201],"text],":[115],"1.71[Formula:":[116],"1.77[Formula:":[120],"larger":[123,204],"those":[127,155],"C6T,":[129],"PPN-based":[130],"0.4V.":[138],"\u201c1\u201d":[140],"delay":[141],"0.108[Formula:":[147],"0.81[Formula:":[151],"PPN10T":[157,174],"PNN10T":[159],"respectively.":[161],"circuit":[163],"consumes":[164],"1.40[Formula:":[165],"lesser":[168],"Leakage":[180],"0.35[Formula:":[187],"C6T":[191],"occupies":[200],"area":[205],"6T.":[212]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}