{"id":"https://openalex.org/W2919272418","doi":"https://doi.org/10.1142/s0218126620500164","title":"Analysis of FinFET-Based Adiabatic Circuits for the Design of Arithmetic Structures","display_name":"Analysis of FinFET-Based Adiabatic Circuits for the Design of Arithmetic Structures","publication_year":2019,"publication_date":"2019-03-03","ids":{"openalex":"https://openalex.org/W2919272418","doi":"https://doi.org/10.1142/s0218126620500164","mag":"2919272418"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126620500164","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126620500164","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072019830","display_name":"B. P. Bhuvana","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. P. Bhuvana","raw_affiliation_strings":["School of Electronics Engineering, VIT Chennai, Chennai, Tamil Nadu 600 127, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT Chennai, Chennai, Tamil Nadu 600 127, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030426808","display_name":"V. S. Kanchana Bhaaskaran","orcid":"https://orcid.org/0000-0002-3819-1952"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"V. S. Kanchana Bhaaskaran","raw_affiliation_strings":["School of Electronics Engineering, VIT Chennai, Chennai, Tamil Nadu 600 127, India"],"raw_orcid":"https://orcid.org/0000-0002-3819-1952","affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT Chennai, Chennai, Tamil Nadu 600 127, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030426808"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.1211,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.43915283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"29","issue":"01","first_page":"2050016","last_page":"2050016"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.6884939670562744},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5068431496620178},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.49216121435165405},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.46217435598373413},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43391096591949463},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4306715428829193},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4212609529495239},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4198521375656128},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4180721938610077},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.41641420125961304},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4115648865699768},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3714612126350403},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3666415810585022},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.36430656909942627},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.316072940826416},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2715247571468353},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.22989431023597717},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.18229258060455322},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.147703617811203},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1404535174369812},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.1344243288040161},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.07876116037368774}],"concepts":[{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.6884939670562744},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5068431496620178},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.49216121435165405},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.46217435598373413},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43391096591949463},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4306715428829193},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4212609529495239},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4198521375656128},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4180721938610077},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.41641420125961304},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4115648865699768},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3714612126350403},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3666415810585022},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.36430656909942627},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.316072940826416},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2715247571468353},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.22989431023597717},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.18229258060455322},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.147703617811203},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1404535174369812},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.1344243288040161},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.07876116037368774}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126620500164","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126620500164","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9200000166893005,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W138663297","https://openalex.org/W1587386427","https://openalex.org/W2002829214","https://openalex.org/W2026990972","https://openalex.org/W2059463062","https://openalex.org/W2085952730","https://openalex.org/W2088828547","https://openalex.org/W2095241594","https://openalex.org/W2099024350","https://openalex.org/W2101087287","https://openalex.org/W2106659921","https://openalex.org/W2119512278","https://openalex.org/W2122984966","https://openalex.org/W2136486818","https://openalex.org/W2148264694","https://openalex.org/W2166399313","https://openalex.org/W2167756350","https://openalex.org/W2170191597","https://openalex.org/W2237753319","https://openalex.org/W2255043861","https://openalex.org/W2537345777","https://openalex.org/W2597863352","https://openalex.org/W2765845859","https://openalex.org/W2794729549","https://openalex.org/W2797825453"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2418067545","https://openalex.org/W2965791759","https://openalex.org/W2988242922","https://openalex.org/W4210368030","https://openalex.org/W2042750210","https://openalex.org/W2096561527","https://openalex.org/W2147530955","https://openalex.org/W1521268501","https://openalex.org/W2156660390"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,27,104,107,113,122,128,133,148,161,177,218,221],"adiabatic":[4,51,189,200],"logic":[5,36,52,190],"called":[6],"2[Formula:":[7,44,153,182,227],"see":[8,10,12,45,47,49,65,69,154,156,158,163,183,185,187,228,230,232,236],"text]\u2013[Formula:":[9,46,155,184,229],"text]\u20132[Formula:":[11,48,157,186],"text],":[13],"which":[14],"can":[15],"operate":[16],"with":[17,99,115],"less":[18],"number":[19],"of":[20,55,61,73,103,106,135,151,181,196,226],"transistors":[21],"and":[22,132,165,179,202,217,238],"high":[23],"energy":[24,130,137,149,223],"efficiency":[25,150,180,224],"than":[26],"existing":[28],"circuit":[29,191],"styles.":[30],"It":[31,125],"is":[32,53],"a":[33,58],"dual":[34],"rail":[35],"operated":[37],"by":[38,112],"four-phase":[39],"power":[40],"clock":[41],"(PC).":[42],"The":[43],"text]":[50,159,164,188,233,237],"capable":[54],"operating":[56],"through":[57],"wide":[59],"range":[60],"frequency":[62],"from":[63],"100[Formula:":[64],"text]MHz":[66],"to":[67,86],"1[Formula:":[68],"text]GHz.":[70],"Relentless":[71],"scaling":[72],"MOSFETs":[74,114],"towards":[75],"lower":[76,129],"technology":[77,215],"nodes":[78],"results":[79,174,219],"in":[80,84,144],"short":[81,108],"channel":[82,109,123],"effects":[83,110],"addition":[85],"increasing":[87],"higher":[88],"leakage":[89],"current":[90],"issues.":[91],"In":[92],"this":[93,145],"scenario,":[94],"FinFET":[95,197,214],"advantageously":[96],"replaces":[97],"MOSFET":[98],"its":[100,116],"unique":[101],"features":[102],"elimination":[105],"encountered":[111],"gate":[117],"structure":[118],"that":[119,127],"wraps":[120],"around":[121],"completely.":[124],"incurs":[126],"consumption":[131],"feasibility":[134],"designing":[136],"recovery":[138],"circuits":[139,208],"using":[140,212],"FinFETs":[141],"are":[142,171],"analyzed":[143],"paper.":[146],"Comparatively,":[147],"FinFET-based":[152],"against":[160],"[Formula:":[162,235],"Positive":[166],"Feedback":[167],"Adiabatic":[168],"Logic":[169],"(PFAL)":[170],"analyzed.":[172],"Simulation":[173],"also":[175],"validate":[176,220],"robustness":[178],"under":[192],"process":[193],"parameter":[194],"variations":[195],"technology.":[198],"Complex":[199],"adders":[201],"multipliers":[203],"taken":[204],"as":[205],"bench":[206],"mark":[207],"have":[209],"been":[210],"designed":[211],"32-nm":[213],"node":[216],"enhanced":[222],"characteristics":[225],"text]2[Formula:":[231],"over":[234],"PFAL":[239],"designs.":[240]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}