{"id":"https://openalex.org/W2913066962","doi":"https://doi.org/10.1142/s0218126619502244","title":"An Energy-Efficient Reliable Heterogeneous Uncore Architecture for Future 3D Chip-Multiprocessors","display_name":"An Energy-Efficient Reliable Heterogeneous Uncore Architecture for Future 3D Chip-Multiprocessors","publication_year":2019,"publication_date":"2019-02-08","ids":{"openalex":"https://openalex.org/W2913066962","doi":"https://doi.org/10.1142/s0218126619502244","mag":"2913066962"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126619502244","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619502244","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041995126","display_name":"Arghavan Asad","orcid":"https://orcid.org/0000-0001-9254-9479"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arghavan Asad","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, ON M5B 2K3, Canada"],"raw_orcid":"https://orcid.org/0000-0001-9254-9479","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, ON M5B 2K3, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000252930","display_name":"Mahdi Fazeli","orcid":"https://orcid.org/0000-0002-2874-6256"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahdi Fazeli","raw_affiliation_strings":["Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101628612","display_name":"Mohammad Reza Jahed\u2010Motlagh","orcid":null},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Reza Jahed-Motlagh","raw_affiliation_strings":["Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056796328","display_name":"Mahmood Fathy","orcid":"https://orcid.org/0000-0003-0852-5488"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahmood Fathy","raw_affiliation_strings":["Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103283614","display_name":"Farah Mohammadi","orcid":"https://orcid.org/0009-0008-9947-3209"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farah Mohammadi","raw_affiliation_strings":["BroadPack Corp., 1735 N 1st St # 301a, San Jose, CA 95112, USA","Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, ON M5B 2K3, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BroadPack Corp., 1735 N 1st St # 301a, San Jose, CA 95112, USA","institution_ids":[]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, ON M5B 2K3, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2394,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.44468029,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":"13","first_page":"1950224","last_page":"1950224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7194814085960388},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6623446345329285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.649713397026062},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6478034257888794},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5672398209571838},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5563181042671204},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5523461103439331},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5330822467803955},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5035945773124695},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5018923282623291},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.46108266711235046},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.44447270035743713},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4407116174697876},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4340800940990448},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3692620098590851},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3502071499824524},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24973341822624207},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1341237723827362},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.13338002562522888},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12724080681800842},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11869481205940247},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11251160502433777},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.11188066005706787}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7194814085960388},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6623446345329285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.649713397026062},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6478034257888794},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5672398209571838},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5563181042671204},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5523461103439331},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5330822467803955},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5035945773124695},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5018923282623291},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.46108266711235046},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.44447270035743713},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4407116174697876},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4340800940990448},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3692620098590851},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3502071499824524},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24973341822624207},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1341237723827362},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.13338002562522888},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12724080681800842},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11869481205940247},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11251160502433777},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.11188066005706787},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126619502244","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619502244","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1976286267","https://openalex.org/W1979651501","https://openalex.org/W1980072970","https://openalex.org/W1986890602","https://openalex.org/W1987131925","https://openalex.org/W1990505905","https://openalex.org/W2001609213","https://openalex.org/W2011443263","https://openalex.org/W2030041145","https://openalex.org/W2035547173","https://openalex.org/W2047379549","https://openalex.org/W2054431636","https://openalex.org/W2085577656","https://openalex.org/W2097197938","https://openalex.org/W2102209351","https://openalex.org/W2103227017","https://openalex.org/W2147657366","https://openalex.org/W2155551886","https://openalex.org/W2157808188","https://openalex.org/W2170382128","https://openalex.org/W2255015856","https://openalex.org/W2548789460","https://openalex.org/W2564760241","https://openalex.org/W2810133981","https://openalex.org/W4240163901","https://openalex.org/W4251535115"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2549803267","https://openalex.org/W15724499","https://openalex.org/W2350803493","https://openalex.org/W2532806932","https://openalex.org/W1981002423","https://openalex.org/W1484055662","https://openalex.org/W2380172837","https://openalex.org/W2007917904","https://openalex.org/W4236977628"],"abstract_inverted_index":{"Uncore":[0],"components":[1],"such":[2,53,81],"as":[3,54,59,82,87,89,205],"cache":[4,42,132],"hierarchy":[5],"and":[6,44,71,84,154,165,198,236,241],"on-chip":[7,41,210],"interconnects":[8],"consume":[9],"a":[10,33,60,114,128,158,173,206],"significant":[11],"portion":[12],"of":[13,39,120,145,152,186,200,209,220],"overall":[14],"energy":[15,101,163],"consumption":[16,26],"in":[17,36],"emerging":[18],"embedded":[19,137],"processors.":[20],"In":[21,123,189],"Nanoscale":[22],"technologies,":[23],"static":[24,69],"power":[25,70],"due":[27,65],"to":[28,66,96,103,156,177],"leakage":[29],"current":[30],"has":[31,113],"become":[32],"serious":[34],"issue":[35],"the":[37,98,110,118,179,196,221,229,233],"design":[38],"SRAM-based":[40],"memories":[43],"interconnections.":[45],"To":[46,167],"address":[47],"this":[48,124,168],"issue,":[49],"non-volatile":[50],"memory":[51,73,147,187,193],"technologies":[52],"STT-RAMs":[55,76],"have":[56],"been":[57],"proposed":[58,222,230],"replacement":[61],"for":[62,135,182,212],"SRAM":[63,247],"cells":[64],"their":[67,105],"near-zero":[68],"high":[72,90],"density.":[74],"Nonetheless,":[75],"suffer":[77],"from":[78],"some":[79],"failures":[80],"read-disturb":[83],"limited":[85],"endurance":[86],"well":[88],"switching":[91,100],"energy.":[92],"One":[93],"effective":[94],"way":[95],"decrease":[97],"STTRAMs\u2019":[99],"is":[102,216],"reduce":[104],"retention":[106,111,150],"time;":[107],"however,":[108],"reducing":[109],"time":[112,151],"negative":[115],"impact":[116],"on":[117,243],"reliability":[119],"STT-RAM":[121,146],"cells.":[122],"paper,":[125],"we":[126,170],"propose":[127,172],"heterogeneous":[129],"last":[130],"level":[131],"(LLC)":[133],"architecture":[134],"3D":[136,214],"chip-multiprocessors":[138],"(3D":[139],"eCMPs)":[140],"which":[141],"employs":[142],"two":[143,184],"types":[144],"banks":[148],"with":[149,191,246],"1s":[153],"10ms":[155],"provide":[157],"beneficial":[159],"trade-off":[160],"between":[161],"reliability,":[162],"consumption,":[164],"performance.":[166],"end,":[169],"also":[171],"convex":[174],"optimization":[175,223],"model":[176],"find":[178],"optimal":[180],"configurations":[181],"these":[183],"kinds":[185],"banks.":[188],"parallel":[190],"hybrid":[192],"architecting,":[194],"optimizing":[195],"number":[197],"placement":[199],"through":[201],"silicon":[202],"vias":[203],"(TSVs)":[204],"main":[207],"component":[208],"interconnection":[211],"building":[213],"CMPs":[215],"another":[217],"important":[218],"target":[219],"approach.":[224],"Experimental":[225],"results":[226],"show":[227],"that":[228],"method":[231],"improves":[232],"energy-delay":[234],"products":[235],"throughput":[237],"by":[238],"about":[239],"69%":[240],"34.5%":[242],"average":[244],"compared":[245],"configurations.":[248]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}