{"id":"https://openalex.org/W2900807762","doi":"https://doi.org/10.1142/s0218126619502025","title":"YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs","display_name":"YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs","publication_year":2018,"publication_date":"2018-11-23","ids":{"openalex":"https://openalex.org/W2900807762","doi":"https://doi.org/10.1142/s0218126619502025","mag":"2900807762"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126619502025","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619502025","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079634639","display_name":"Khyamling Parane","orcid":"https://orcid.org/0000-0003-4176-4640"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Khyamling Parane","raw_affiliation_strings":["SPARK Lab, Department of Computer Science, National Institute of Technology Karnataka, Surathkal, Mangalore 575025, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SPARK Lab, Department of Computer Science, National Institute of Technology Karnataka, Surathkal, Mangalore 575025, Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014104140","display_name":"B. M. Prabhu Prasad","orcid":"https://orcid.org/0000-0002-6138-3012"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"B. M. Prabhu Prasad","raw_affiliation_strings":["SPARK Lab, Department of Computer Science, National Institute of Technology Karnataka, Surathkal, Mangalore 575025, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SPARK Lab, Department of Computer Science, National Institute of Technology Karnataka, Surathkal, Mangalore 575025, Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004440264","display_name":"Basavaraj Talawar","orcid":"https://orcid.org/0000-0001-5054-3124"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basavaraj Talawar","raw_affiliation_strings":["SPARK Lab, Department of Computer Science, National Institute of Technology Karnataka, Surathkal, Mangalore 575025, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SPARK Lab, Department of Computer Science, National Institute of Technology Karnataka, Surathkal, Mangalore 575025, Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014104140"],"corresponding_institution_ids":["https://openalex.org/I11880225"],"apc_list":null,"apc_paid":null,"fwci":0.5926,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72927366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":"12","first_page":"1950202","last_page":"1950202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.745300829410553},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.6418471336364746},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.5824975371360779},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5226354598999023},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4847981035709381},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4826553463935852},{"id":"https://openalex.org/keywords/dynamic-source-routing","display_name":"Dynamic Source Routing","score":0.4686419665813446},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4579031467437744},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.4254250228404999},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.4241781234741211},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3909875750541687},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.3469100594520569},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3458792567253113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3337048590183258}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.745300829410553},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.6418471336364746},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.5824975371360779},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5226354598999023},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4847981035709381},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4826553463935852},{"id":"https://openalex.org/C9659607","wikidata":"https://www.wikidata.org/wiki/Q1268903","display_name":"Dynamic Source Routing","level":4,"score":0.4686419665813446},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4579031467437744},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.4254250228404999},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.4241781234741211},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3909875750541687},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.3469100594520569},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3458792567253113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3337048590183258}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126619502025","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619502025","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G174739062","display_name":null,"funder_award_id":"DST-SERB YSS/2015/000196","funder_id":"https://openalex.org/F4320334771","funder_display_name":"Science and Engineering Research Board"}],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1644436786","https://openalex.org/W2021124483","https://openalex.org/W2077505860","https://openalex.org/W2095595057","https://openalex.org/W2098156582","https://openalex.org/W2099917528","https://openalex.org/W2118231264","https://openalex.org/W2123901034","https://openalex.org/W2147657366","https://openalex.org/W2157225945","https://openalex.org/W2162292936","https://openalex.org/W2163061018","https://openalex.org/W2204870480","https://openalex.org/W2216544764","https://openalex.org/W2526108948","https://openalex.org/W2795260458","https://openalex.org/W4205608751"],"related_works":["https://openalex.org/W2281771002","https://openalex.org/W2165141768","https://openalex.org/W2127950660","https://openalex.org/W2134468116","https://openalex.org/W4313562922","https://openalex.org/W589032496","https://openalex.org/W2013019167","https://openalex.org/W206015150","https://openalex.org/W2167185047","https://openalex.org/W2249393468"],"abstract_inverted_index":{"Many-core":[0],"systems":[1],"employ":[2],"the":[3,9,86,95,98,130,133,149,154,166,187,193,199,217,254,270,293],"Network":[4],"on":[5,189],"Chip":[6],"(NoC)":[7],"as":[8,72,174],"underlying":[10],"communication":[11],"architecture.":[12],"To":[13],"achieve":[14],"an":[15,19,36],"optimized":[16],"design":[17,43],"for":[18,27,237],"application":[20],"under":[21],"consideration,":[22],"there":[23],"is":[24,61,160],"a":[25,53],"need":[26],"fast":[28],"and":[29,48,78,115,179,201,211,222,228,243,264,275,288,298],"flexible":[30],"NoC":[31,38,50,190],"simulator.":[32],"This":[33],"paper":[34],"presents":[35],"FPGA-based":[37],"simulation":[39],"acceleration":[40],"framework":[41,60],"supporting":[42],"space":[44],"exploration":[45],"of":[46,56,63,220,225,240,286,296],"standard":[47,87],"custom":[49,65,96,105],"topologies":[51],"considering":[52,216],"full":[54],"set":[55],"microarchitectural":[57,171],"parameters.":[58],"The":[59,137,170,246,257,278],"capable":[62],"designing":[64,94],"routing":[66,89,100,119,124,140,168],"algorithms,":[67],"various":[68],"traffic":[69,177],"patterns":[70],"such":[71,173],"uniform":[73],"random,":[74],"transpose,":[75],"bit":[76],"complement":[77],"random":[79],"permutation":[80],"are":[81,91],"supported.":[82,92],"For":[83,93,192],"conventional":[84,150],"NoCs,":[85],"minimal":[88],"algorithms":[90],"topologies,":[97],"table-based":[99,114],"has":[101,110,125,142,234],"been":[102,111,126,183,235],"implemented.":[103],"A":[104,121],"topology":[106,248,261,282],"called":[107],"diagonal":[108],"mesh":[109,197,255,274],"evaluated":[112],"using":[113],"novel":[116],"shortest":[117],"path":[118],"algorithm.":[120,169],"congestion-aware":[122,138,155],"adaptive":[123,139,156],"proposed":[127],"to":[128,148,165,185,209,214],"route":[129],"packets":[131],"along":[132],"minimally":[134],"congested":[135],"path.":[136],"algorithm":[141],"negligible":[143],"FPGA":[144,267],"area":[145],"overhead":[146],"compared":[147,164],"XY":[151,167],"routing.":[152],"Employing":[153],"routing,":[157],"network":[158],"latency":[159],"reduced":[161],"by":[162],"55%":[163],"parameters":[172],"buffer":[175,218,241,284],"depth,":[176],"pattern":[178],"flit":[180,223,244],"width":[181],"have":[182],"varied":[184],"observe":[186],"effect":[188],"behavior.":[191],"[Formula:":[194,271],"see":[195,272],"text]":[196,273],"topology,":[198],"LUT":[200],"FF":[202],"usages":[203],"will":[204],"be":[205],"increased":[206],"from":[207,212],"32.23%":[208],"34.45%":[210],"12.62%":[213],"15%":[215],"depth":[219,242,285],"4":[221],"widths":[224],"16":[226,289],"bits,":[227,230],"32":[229],"respectively.":[231,300],"Similar":[232],"behavior":[233],"observed":[236],"other":[238],"configurations":[239],"width.":[245],"torus":[247,276],"consumes":[249,262],"24%":[250],"more":[251,266],"resources":[252,268],"than":[253,269],"topology.":[256],"56-node":[258,279],"fat":[259,280],"tree":[260,281],"27%":[263],"2.2%":[265],"topologies.":[277],"with":[283],"8":[287],"flits":[290],"saturates":[291],"at":[292],"injection":[294],"rates":[295],"40%":[297],"45%,":[299]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}