{"id":"https://openalex.org/W2892215198","doi":"https://doi.org/10.1142/s0218126619501482","title":"Cellular Automata Based Test Design for Coherence Verification in 3D Caches","display_name":"Cellular Automata Based Test Design for Coherence Verification in 3D Caches","publication_year":2018,"publication_date":"2018-09-07","ids":{"openalex":"https://openalex.org/W2892215198","doi":"https://doi.org/10.1142/s0218126619501482","mag":"2892215198"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126619501482","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619501482","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004502943","display_name":"Bidesh Chakraborty","orcid":"https://orcid.org/0000-0002-7280-8995"},"institutions":[{"id":"https://openalex.org/I175399479","display_name":"Haldia Institute of Technology","ror":"https://ror.org/0211bs523","country_code":"IN","type":"education","lineage":["https://openalex.org/I175399479"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bidesh Chakraborty","raw_affiliation_strings":["CSE Department, Haldia Institute of Technology, Haldia, West Bengal 721657, India"],"raw_orcid":"https://orcid.org/0000-0002-7280-8995","affiliations":[{"raw_affiliation_string":"CSE Department, Haldia Institute of Technology, Haldia, West Bengal 721657, India","institution_ids":["https://openalex.org/I175399479"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024913744","display_name":"Mamata Dalui","orcid":"https://orcid.org/0000-0001-5829-541X"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mamata Dalui","raw_affiliation_strings":["CSE Department, National Institute of Technology, Durgapur, West Bengal 713209, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSE Department, National Institute of Technology, Durgapur, West Bengal 713209, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089134920","display_name":"Biplab K. Sikdar","orcid":"https://orcid.org/0000-0002-9394-8540"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Biplab K. Sikdar","raw_affiliation_strings":["CSE Department, Indian Institute of Engineering Science and Technology, Shibpur, West Bengal 711103, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSE Department, Indian Institute of Engineering Science and Technology, Shibpur, West Bengal 711103, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09122738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"09","first_page":"1950148","last_page":"1950148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8369002342224121},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.790762186050415},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.6025494933128357},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6016522645950317},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5516753792762756},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5477421283721924},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.506801187992096},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4912256598472595},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.46414199471473694},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4275899827480316},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.425098717212677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4238138496875763},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.40676671266555786},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3427874445915222},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.22621938586235046},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11606615781784058},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08554443717002869}],"concepts":[{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8369002342224121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.790762186050415},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.6025494933128357},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6016522645950317},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5516753792762756},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5477421283721924},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.506801187992096},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4912256598472595},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.46414199471473694},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4275899827480316},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.425098717212677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4238138496875763},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.40676671266555786},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3427874445915222},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.22621938586235046},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11606615781784058},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08554443717002869},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126619501482","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619501482","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1607090434","https://openalex.org/W1974927049","https://openalex.org/W2003348221","https://openalex.org/W2003566819","https://openalex.org/W2013679798","https://openalex.org/W2017999905","https://openalex.org/W2047043979","https://openalex.org/W2050512815","https://openalex.org/W2068686881","https://openalex.org/W2084631959","https://openalex.org/W2103742924","https://openalex.org/W2130418369","https://openalex.org/W2132155220","https://openalex.org/W2150113875","https://openalex.org/W2153184575","https://openalex.org/W2159218826","https://openalex.org/W2169169782","https://openalex.org/W2530841591","https://openalex.org/W2540619780","https://openalex.org/W2593392239","https://openalex.org/W2757649350","https://openalex.org/W2791020577"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W4285204597","https://openalex.org/W3193874149","https://openalex.org/W2013212244","https://openalex.org/W2031173571","https://openalex.org/W1955250293","https://openalex.org/W1555453305","https://openalex.org/W2987765027","https://openalex.org/W2265650701","https://openalex.org/W2047210963"],"abstract_inverted_index":{"To":[0],"provide":[1],"high":[2,29,128],"vertical":[3],"interconnection":[4,26],"density":[5],"between":[6],"device":[7],"tiers,":[8],"Through":[9],"Silicon":[10],"Via":[11],"(TSV)":[12],"offers":[13],"a":[14,116],"promising":[15],"solution":[16,77],"in":[17,39,83,124,136],"3D":[18,125],"caches.":[19],"It":[20,132],"reduces":[21],"the":[22,50,59,69,92,105,143],"length":[23],"of":[24,36,54,81,94,110,119,130],"global":[25],"and":[27,52,107,121],"ensures":[28,133],"speed":[30],"cache":[31,60],"memory":[32],"access.":[33],"Maintaining":[34],"coherency":[35],"shared":[37],"data":[38],"such":[40],"caches":[41,126],"is,":[42],"however,":[43],"very":[44],"crucial":[45],"and,":[46],"therefore,":[47],"demands":[48],"that":[49],"reliability":[51],"accuracy":[53],"TSVs":[55,84],"as":[56,58,87,89],"well":[57,88],"coherence":[61,122],"controller":[62],"(CC)":[63],"are":[64],"to":[65,114,148],"be":[66],"ensured.":[67],"In":[68],"current":[70],"work,":[71],"we":[72],"propose":[73],"an":[74],"elegant":[75],"test":[76,100,120,144],"for":[78,91],"at-speed":[79],"detection":[80],"stuck-at-faults":[82],"(offline":[85],"test)":[86],"verification":[90,123],"functioning":[93],"CC":[95],"(online":[96],"test).":[97],"The":[98],"proposed":[99],"structure":[101,109],"is":[102,146],"designed":[103],"around":[104],"modular":[106],"cascadable":[108],"Cellular":[111],"Automata":[112],"(CA)":[113],"achieve":[115],"cost-effective":[117],"realization":[118],"with":[127],"degree":[129],"scalability.":[131],"correct":[134],"decisions":[135],"more":[137],"than":[138],"71%":[139],"cases":[140],"even":[141],"if":[142],"hardware":[145],"subjected":[147],"single":[149],"stuck-at-fault.":[150]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}