{"id":"https://openalex.org/W2938841297","doi":"https://doi.org/10.1142/s0218126619400085","title":"Implementation Guidelines of WDSRAM and Comparison with Typical SRAM Using Nanoscale Hierarchical Implementation Model","display_name":"Implementation Guidelines of WDSRAM and Comparison with Typical SRAM Using Nanoscale Hierarchical Implementation Model","publication_year":2019,"publication_date":"2019-04-11","ids":{"openalex":"https://openalex.org/W2938841297","doi":"https://doi.org/10.1142/s0218126619400085","mag":"2938841297"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126619400085","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619400085","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015547174","display_name":"\u0398\u03b5\u03cc\u03b4\u03c9\u03c1\u03bf\u03c2 \u03a3\u03b9\u03bc\u03cc\u03c0\u03bf\u03c5\u03bb\u03bf\u03c2","orcid":"https://orcid.org/0000-0002-2219-426X"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Theodoros Simopoulos","raw_affiliation_strings":["Computer Engineering & Informatics, University of Patras, Patras 26504, Greece"],"raw_orcid":"https://orcid.org/0000-0002-2219-426X","affiliations":[{"raw_affiliation_string":"Computer Engineering & Informatics, University of Patras, Patras 26504, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053637778","display_name":"George Alexiou","orcid":"https://orcid.org/0000-0003-2244-4916"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Ph. Alexiou","raw_affiliation_strings":["Computer Engineering & Informatics, University of Patras, Patras 26504, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering & Informatics, University of Patras, Patras 26504, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108640776","display_name":"Themistoklis Haniotakis","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Themistoklis Haniotakis","raw_affiliation_strings":["Electrical and Computer Engineering, Southern Illinois University, Carbondale, Illinois 62901, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Southern Illinois University, Carbondale, Illinois 62901, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015547174"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0259842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"supp01","first_page":"1940008","last_page":"1940008"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9433237314224243},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6822136640548706},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.5588668584823608},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4496326446533203},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3388242721557617},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1897852122783661}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9433237314224243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6822136640548706},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.5588668584823608},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4496326446533203},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3388242721557617},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1897852122783661},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126619400085","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619400085","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1993475156","https://openalex.org/W2015855352","https://openalex.org/W2141425839","https://openalex.org/W2417939130","https://openalex.org/W2435994914","https://openalex.org/W2896376862","https://openalex.org/W4231501498"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W1976168335","https://openalex.org/W4308090481"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"extend":[4],"the":[5,9,17,28,48,54,68,72,78,86,90,99],"implementation":[6,22,57],"guidelines":[7],"of":[8,19,44,71],"WDSRAM":[10,79,100],"\u2014":[11,15],"Write":[12],"Driver":[13],"SRAM":[14,56,74,88],"through":[16],"definition":[18],"a":[20],"hierarchical":[21],"model":[23,35],"which":[24],"is":[25,83,102],"applied":[26],"on":[27,98],"material":[29],"layout":[30],"memory":[31,91],"design":[32],"level.":[33],"This":[34],"can":[36],"be":[37],"used":[38],"in":[39,65],"order":[40],"to":[41],"create":[42],"WDSRAMs":[43],"any":[45],"size,":[46],"maintaining":[47],"memory\u2019s":[49],"write":[50,80],"function":[51,81,101],"speed-up":[52,82],"against":[53,85],"typical":[55,73,87],"model.":[58],"The":[59],"post-layout":[60],"simulation":[61],"results":[62,70],"are":[63],"presented":[64],"comparison":[66],"with":[67],"corresponding":[69],"and":[75],"confirm":[76],"that":[77],"maintained":[84],"when":[89],"size":[92],"increases.":[93],"A":[94],"brief":[95],"background":[96],"knowledge":[97],"also":[103],"provided.":[104]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}