{"id":"https://openalex.org/W2944155698","doi":"https://doi.org/10.1142/s0218126619400073","title":"An Enhanced Evolutionary Technique for the Generation of Compact Reconfigurable Scan-Network Tests","display_name":"An Enhanced Evolutionary Technique for the Generation of Compact Reconfigurable Scan-Network Tests","publication_year":2019,"publication_date":"2019-05-06","ids":{"openalex":"https://openalex.org/W2944155698","doi":"https://doi.org/10.1142/s0218126619400073","mag":"2944155698"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126619400073","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619400073","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089672314","display_name":"Riccardo Cantoro","orcid":"https://orcid.org/0000-0002-1745-5293"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Riccardo Cantoro","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069588929","display_name":"Aleksa Damljanovic","orcid":"https://orcid.org/0000-0003-3947-7212"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Aleksa Damljanovic","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Matteo Sonza Reorda","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024501121","display_name":"Giovanni Squillero","orcid":"https://orcid.org/0000-0001-5784-6435"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Squillero","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089672314"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46112705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":"supp01","first_page":"1940007","last_page":"1940007"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7413287162780762},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7290283441543579},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6825789213180542},{"id":"https://openalex.org/keywords/evolutionary-algorithm","display_name":"Evolutionary algorithm","score":0.581652820110321},{"id":"https://openalex.org/keywords/evolutionary-computation","display_name":"Evolutionary computation","score":0.5731532573699951},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5723357796669006},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4677588641643524},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4650975465774536},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4458513855934143},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4385106861591339},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.37246620655059814},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33206331729888916},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1597973108291626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14404383301734924},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.13170015811920166},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07537841796875}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7413287162780762},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7290283441543579},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6825789213180542},{"id":"https://openalex.org/C159149176","wikidata":"https://www.wikidata.org/wiki/Q14489129","display_name":"Evolutionary algorithm","level":2,"score":0.581652820110321},{"id":"https://openalex.org/C105902424","wikidata":"https://www.wikidata.org/wiki/Q1197129","display_name":"Evolutionary computation","level":2,"score":0.5731532573699951},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5723357796669006},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4677588641643524},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4650975465774536},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4458513855934143},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4385106861591339},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.37246620655059814},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33206331729888916},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1597973108291626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14404383301734924},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13170015811920166},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07537841796875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126619400073","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619400073","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1529461101","https://openalex.org/W1952179466","https://openalex.org/W2142308491","https://openalex.org/W2142310917","https://openalex.org/W2143586611","https://openalex.org/W2151096779","https://openalex.org/W2218368839","https://openalex.org/W2567151940","https://openalex.org/W2570543678","https://openalex.org/W2774185825","https://openalex.org/W2787620294","https://openalex.org/W2837827673"],"related_works":["https://openalex.org/W4297582752","https://openalex.org/W4285805405","https://openalex.org/W85101999","https://openalex.org/W1560122427","https://openalex.org/W2391924736","https://openalex.org/W3133779647","https://openalex.org/W4291270682","https://openalex.org/W2593449396","https://openalex.org/W2780789525","https://openalex.org/W2121903617"],"abstract_inverted_index":{"Nowadays,":[0],"many":[1],"Integrated":[2],"Systems":[3],"embed":[4],"auxiliary":[5],"on-chip":[6],"instruments":[7,27,59],"whose":[8],"function":[9],"is":[10,67,89],"to":[11,30,124,132,148,155],"perform":[12],"test,":[13],"debug,":[14],"calibration,":[15],"configuration,":[16],"etc.":[17],"The":[18,44],"growing":[19],"complexity":[20],"and":[21,36,122],"the":[22,40,58,79,96,104,126,134],"increasing":[23],"number":[24],"of":[25,50,90,98,143],"these":[26],"have":[28],"led":[29],"new":[31],"solutions":[32],"for":[33,56,102],"their":[34],"access":[35],"control,":[37],"such":[38],"as":[39,69],"IEEE":[41],"1687":[42],"standard.":[43],"standard":[45,141],"introduces":[46],"an":[47,65],"infrastructure":[48,66],"composed":[49],"scan":[51],"chains":[52],"incorporating":[53],"configurable":[54],"elements":[55,106],"accessing":[57],"in":[60],"a":[61,140],"flexible":[62],"manner.":[63],"Such":[64],"known":[68],"Reconfigurable":[70],"Scan":[71],"Network":[72],"or":[73],"RSN.":[74],"Since":[75],"permanent":[76],"faults":[77],"affecting":[78],"circuitry":[80],"can":[81],"cause":[82],"malfunction,":[83],"i.e.,":[84],"inappropriate":[85],"behavior,":[86],"detecting":[87],"them":[88],"utmost":[91],"importance.":[92],"This":[93],"paper":[94],"addresses":[95],"issue":[97],"generating":[99],"effective":[100],"sequences":[101],"testing":[103],"reconfigurable":[105],"within":[107],"RSNs":[108],"using":[109],"evolutionary":[110,135],"computation.":[111],"Test":[112],"configurations":[113],"are":[114,130],"extracted":[115],"with":[116,153],"automatic":[117],"test":[118,151,156],"pattern":[119],"generation":[120,157],"(ATPG)":[121],"used":[123],"guide":[125],"evolution.":[127],"Post-processing":[128],"techniques":[129],"proposed":[131],"improve":[133],"fittest":[136],"solution.":[137],"Results":[138],"on":[139,159],"set":[142],"benchmark":[144],"networks":[145],"show":[146],"up":[147],"27%":[149],"reduced":[150],"time":[152],"respect":[154],"based":[158],"RSN":[160],"exploration.":[161]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}