{"id":"https://openalex.org/W2784085594","doi":"https://doi.org/10.1142/s0218126618501499","title":"Noise Bus Modeling in Network on Chip","display_name":"Noise Bus Modeling in Network on Chip","publication_year":2018,"publication_date":"2018-01-15","ids":{"openalex":"https://openalex.org/W2784085594","doi":"https://doi.org/10.1142/s0218126618501499","mag":"2784085594"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126618501499","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126618501499","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080678788","display_name":"Moez Balti","orcid":"https://orcid.org/0000-0002-6399-6971"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Moez Balti","raw_affiliation_strings":["Telecom Department, Tunisian High Institute in Telecom Applications (Iset\u2019Com), P\u00f4le Technologique cit\u00e9 elghazella, Ariana, 2083/Tunis, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Telecom Department, Tunisian High Institute in Telecom Applications (Iset\u2019Com), P\u00f4le Technologique cit\u00e9 elghazella, Ariana, 2083/Tunis, Tunisia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5080678788"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1263,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43520546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"27","issue":"09","first_page":"1850149","last_page":"1850149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.6843987703323364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6176126003265381},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6013612747192383},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5652572512626648},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5486489534378052},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5399807095527649},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5397217869758606},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.42918428778648376},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4129208028316498},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3390742838382721},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3024939000606537},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20270168781280518},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2016524374485016},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20118623971939087},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08266100287437439}],"concepts":[{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.6843987703323364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6176126003265381},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6013612747192383},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5652572512626648},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5486489534378052},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5399807095527649},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5397217869758606},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.42918428778648376},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4129208028316498},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3390742838382721},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3024939000606537},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20270168781280518},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2016524374485016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20118623971939087},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08266100287437439},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126618501499","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126618501499","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W192797472","https://openalex.org/W1531077154","https://openalex.org/W1548102932","https://openalex.org/W1575111222","https://openalex.org/W1981924702","https://openalex.org/W2014298284","https://openalex.org/W2022673945","https://openalex.org/W2040075573","https://openalex.org/W2063901797","https://openalex.org/W2077505860","https://openalex.org/W2088338271","https://openalex.org/W2088512458","https://openalex.org/W2101531703","https://openalex.org/W2136746149","https://openalex.org/W2149130672","https://openalex.org/W2149586090","https://openalex.org/W2150944868","https://openalex.org/W2159736203","https://openalex.org/W2478091498","https://openalex.org/W3145363696","https://openalex.org/W4285719527","https://openalex.org/W4299512035"],"related_works":["https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W1974895211","https://openalex.org/W2391711312","https://openalex.org/W2176409448","https://openalex.org/W2129841057","https://openalex.org/W3040712279","https://openalex.org/W1569351250","https://openalex.org/W2115579119","https://openalex.org/W2017236304"],"abstract_inverted_index":{"This":[0,108],"paper":[1,69],"considers":[2],"the":[3,53,78,89,111,114,122,128,132,139,142],"noise":[4,123],"modeling":[5,17,90],"of":[6,20,27,56,81,91,99,127,131,141],"interconnections":[7,21],"in":[8,47,67,73],"on-chip":[9,58,92],"communication.":[10],"We":[11,84,94],"present":[12,95],"an":[13,96],"approach":[14,87,101],"to":[15,31,70,77,88],"illustrate":[16],"and":[18,105],"simulation":[19,106],"on":[22],"chip":[23],"microsystems":[24],"that":[25],"consist":[26],"electrical":[28],"circuits":[29],"connected":[30],"subsystems":[32],"described":[33],"by":[34],"partial":[35],"differential":[36],"equations,":[37],"which":[38,135],"are":[39],"solved":[40],"independently.":[41],"A":[42],"model":[43],"for":[44,52],"energy":[45],"dissipation":[46],"RLC":[48],"mode":[49],"is":[50,65],"proposed":[51],"switching":[54],"current/voltage":[55],"such":[57],"interconnections.":[59,93],"The":[60],"Waveform":[61],"Relaxation":[62],"(WR)":[63],"algorithm":[64],"presented":[66],"this":[68],"address":[71],"limiting":[72],"simulating":[74],"NoCs":[75],"due":[76],"large":[79],"number":[80],"coupled":[82],"lines.":[83],"describe":[85],"our":[86,100],"applicative":[97],"example":[98],"with":[102],"VHDL-AMS":[103],"implementations":[104],"results.":[107],"article":[109],"analyzes":[110],"coupling":[112],"noise,":[113],"bit":[115],"error":[116],"rate":[117],"(BER)":[118],"as":[119,121,124],"well":[120],"a":[125],"function":[126],"rise/fall":[129],"time":[130],"signal":[133],"source":[134],"can":[136],"significantly":[137],"limit":[138],"scalability":[140],"NoCs.":[143]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}