{"id":"https://openalex.org/W2757649350","doi":"https://doi.org/10.1142/s0218126618500809","title":"Cache-Aware SPM Allocation to Reduce Worst-Case Execution Time for Hybrid SPM-Caches","display_name":"Cache-Aware SPM Allocation to Reduce Worst-Case Execution Time for Hybrid SPM-Caches","publication_year":2017,"publication_date":"2017-09-25","ids":{"openalex":"https://openalex.org/W2757649350","doi":"https://doi.org/10.1142/s0218126618500809","mag":"2757649350"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126618500809","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126618500809","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075464709","display_name":"Lan Wu","orcid":"https://orcid.org/0000-0002-1966-2501"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lan Wu","raw_affiliation_strings":["Compiler, Architecture, and Realtime Systems (CARS) Lab, Virginia Commonwealth University, Richmond, VA 23284, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Compiler, Architecture, and Realtime Systems (CARS) Lab, Virginia Commonwealth University, Richmond, VA 23284, USA","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101814390","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0003-1343-2817"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Compiler, Architecture, and Realtime Systems (CARS) Lab, Virginia Commonwealth University, Richmond, VA 23284, USA"],"raw_orcid":"https://orcid.org/0000-0003-1343-2817","affiliations":[{"raw_affiliation_string":"Compiler, Architecture, and Realtime Systems (CARS) Lab, Virginia Commonwealth University, Richmond, VA 23284, USA","institution_ids":["https://openalex.org/I184840846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I184840846"],"apc_list":null,"apc_paid":null,"fwci":0.6711,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69317772,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"27","issue":"05","first_page":"1850080","last_page":"1850080"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8892250061035156},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8339390754699707},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.8199743032455444},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5428221225738525},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.49967217445373535},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4573783576488495},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42249882221221924},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42051824927330017}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8892250061035156},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8339390754699707},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.8199743032455444},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5428221225738525},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.49967217445373535},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4573783576488495},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42249882221221924},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42051824927330017}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126618500809","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126618500809","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W71992527","https://openalex.org/W1490174819","https://openalex.org/W1874478398","https://openalex.org/W1969288309","https://openalex.org/W1977857710","https://openalex.org/W2000168498","https://openalex.org/W2001674040","https://openalex.org/W2009060648","https://openalex.org/W2021435491","https://openalex.org/W2034053794","https://openalex.org/W2043199222","https://openalex.org/W2044638745","https://openalex.org/W2050221619","https://openalex.org/W2105778948","https://openalex.org/W2107114182","https://openalex.org/W2109561944","https://openalex.org/W2122540149","https://openalex.org/W2123470671","https://openalex.org/W2143197122","https://openalex.org/W2145787376","https://openalex.org/W2152078388","https://openalex.org/W2153150433","https://openalex.org/W2157373341","https://openalex.org/W2158116338","https://openalex.org/W2163270257","https://openalex.org/W2165570292","https://openalex.org/W2167187655","https://openalex.org/W2167631583","https://openalex.org/W2171518785","https://openalex.org/W3147851186"],"related_works":["https://openalex.org/W2147122795","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2167303720","https://openalex.org/W2404820046","https://openalex.org/W2046128376","https://openalex.org/W3161817247","https://openalex.org/W2109715593","https://openalex.org/W1918294866","https://openalex.org/W2012518269"],"abstract_inverted_index":{"Scratch-Pad":[0],"Memories":[1],"(SPMs)":[2],"have":[3],"been":[4],"increasingly":[5],"used":[6],"in":[7,40],"real-time":[8,102],"and":[9,17,33,93],"embedded":[10],"systems.":[11],"However,":[12],"it":[13],"is":[14],"still":[15],"unknown":[16],"challenging":[18],"to":[19,42,58],"reduce":[20,59],"the":[21,60,79,85,91,99,111],"worst-case":[22],"execution":[23,113],"time":[24,114],"(WCET)":[25],"for":[26,62,101],"hybrid":[27,63],"SPM-cache":[28],"architecture,":[29],"where":[30],"an":[31],"SPM":[32,55,95],"a":[34],"cache":[35,80],"memory":[36],"are":[37],"placed":[38],"on-chip":[39],"parallel":[41],"cooperatively":[43],"improve":[44],"performance":[45],"and/or":[46],"energy":[47],"efficiency.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"study":[53],"four":[54],"allocation":[56,96],"strategies":[57],"WCET":[61,100],"SPM-caches":[64],"with":[65,78,104],"different":[66],"complexities.":[67],"These":[68],"algorithms":[69],"differ":[70],"by":[71],"whether":[72],"or":[73,81,106],"not":[74],"they":[75],"can":[76,97],"cooperate":[77],"be":[82],"aware":[83],"of":[84],"WCET.":[86],"Our":[87],"evaluation":[88],"shows":[89],"that":[90],"cache-aware":[92],"WCET-oriented":[94],"minimize":[98],"benchmarks":[103],"little":[105],"even":[107],"positive":[108],"impact":[109],"on":[110],"average-case":[112],"(ACET).":[115]},"counts_by_year":[{"year":2018,"cited_by_count":3}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}