{"id":"https://openalex.org/W2739811512","doi":"https://doi.org/10.1142/s021812661850055x","title":"New Topology for Asymmetrical Multilevel Inverter: An Effort to Reduced Device Count","display_name":"New Topology for Asymmetrical Multilevel Inverter: An Effort to Reduced Device Count","publication_year":2017,"publication_date":"2017-07-31","ids":{"openalex":"https://openalex.org/W2739811512","doi":"https://doi.org/10.1142/s021812661850055x","mag":"2739811512"},"language":"en","primary_location":{"id":"doi:10.1142/s021812661850055x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812661850055x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068739189","display_name":"Kishor Thakre","orcid":"https://orcid.org/0000-0003-3096-118X"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kishor Thakre","raw_affiliation_strings":["Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela, Odisha 769008, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela, Odisha 769008, India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043087728","display_name":"Kanungo Barada Mohanty","orcid":"https://orcid.org/0000-0002-0580-3238"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kanungo Barada Mohanty","raw_affiliation_strings":["Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela, Odisha 769008, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela, Odisha 769008, India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007451393","display_name":"Vinaya Sagar Kommukuri","orcid":"https://orcid.org/0000-0001-7541-2083"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinaya Sagar Kommukuri","raw_affiliation_strings":["Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela, Odisha 769008, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela, Odisha 769008, India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037945413","display_name":"Aditi Chatterjee","orcid":"https://orcid.org/0000-0001-8474-5824"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aditi Chatterjee","raw_affiliation_strings":["Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela, Odisha 769008, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela, Odisha 769008, India","institution_ids":["https://openalex.org/I16292982"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068739189"],"corresponding_institution_ids":["https://openalex.org/I16292982"],"apc_list":null,"apc_paid":null,"fwci":1.1467,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.79952088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"27","issue":"04","first_page":"1850055","last_page":"1850055"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.7053408622741699},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.6754671335220337},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5946135520935059},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5900130271911621},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5429989099502563},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.5288271307945251},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4478055238723755},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43197542428970337},{"id":"https://openalex.org/keywords/harmonic","display_name":"Harmonic","score":0.42923590540885925},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41269081830978394},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.398992657661438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3901737630367279},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2703673541545868},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11322757601737976}],"concepts":[{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.7053408622741699},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.6754671335220337},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5946135520935059},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5900130271911621},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5429989099502563},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.5288271307945251},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4478055238723755},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43197542428970337},{"id":"https://openalex.org/C127934551","wikidata":"https://www.wikidata.org/wiki/Q1148098","display_name":"Harmonic","level":2,"score":0.42923590540885925},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41269081830978394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.398992657661438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3901737630367279},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2703673541545868},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11322757601737976},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s021812661850055x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812661850055x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1571294588","https://openalex.org/W1963768479","https://openalex.org/W1963866463","https://openalex.org/W1979108268","https://openalex.org/W1998981337","https://openalex.org/W2030973541","https://openalex.org/W2049476536","https://openalex.org/W2050869149","https://openalex.org/W2071463580","https://openalex.org/W2071939220","https://openalex.org/W2081579710","https://openalex.org/W2108912978","https://openalex.org/W2110528594","https://openalex.org/W2115935815","https://openalex.org/W2117600356","https://openalex.org/W2134069307","https://openalex.org/W2147019417","https://openalex.org/W2148980654","https://openalex.org/W2154211756","https://openalex.org/W2157328811","https://openalex.org/W2160830391","https://openalex.org/W2164574867","https://openalex.org/W2176853600","https://openalex.org/W2210543422","https://openalex.org/W2298957693","https://openalex.org/W2398448433","https://openalex.org/W2483986816","https://openalex.org/W2501603149","https://openalex.org/W4248779028"],"related_works":["https://openalex.org/W2992683494","https://openalex.org/W4210253086","https://openalex.org/W2055070209","https://openalex.org/W2035116968","https://openalex.org/W2754082015","https://openalex.org/W2609367339","https://openalex.org/W2735560805","https://openalex.org/W2186701221","https://openalex.org/W2068532920","https://openalex.org/W2783697416"],"abstract_inverted_index":{"Nowadays,":[0],"multilevel":[1,46],"inverters":[2],"(MLI)":[3],"are":[4],"receiving":[5],"remarkable":[6],"attention":[7],"due":[8],"to":[9,168],"salient":[10],"features":[11,72],"like":[12],"less":[13,84],"voltage":[14,36,57,65,98,132],"stress":[15,99],"on":[16,100],"switches":[17,60,103,165],"and":[18,61,86,115,134,180],"low":[19],"total":[20,135],"harmonic":[21],"distortion":[22],"(THD)":[23],"in":[24,97,121,170],"output":[25,56],"voltage.":[26,137],"However,":[27],"the":[28,101,113],"required":[29],"switch":[30],"count":[31],"increases":[32],"with":[33,112],"number":[34,76,162],"of":[35,77,109,123,163],"levels.":[37],"This":[38],"paper":[39],"presents":[40],"a":[41,49,160],"new":[42],"topology":[43,111,158,175],"for":[44,147],"asymmetric":[45],"inverter":[47],"as":[48,74],"fundamental":[50],"block.":[51],"Each":[52],"block":[53],"generates":[54],"13-level":[55],"using":[58,151],"eight":[59],"four":[62],"unequal":[63],"dc":[64,80,131],"sources.":[66],"The":[67,173],"proposed":[68,110,157,174],"configuration":[69],"offers":[70,159],"special":[71],"such":[73],"reduced":[75],"switches,":[78,125],"isolated":[79,130],"sources,":[81],"cost":[82],"economy,":[83],"complex":[85],"modular":[87],"structure":[88],"than":[89],"other":[90],"similar":[91],"contemporary":[92],"topologies.":[93],"Moreover,":[94],"significant":[95],"reduction":[96,169],"circuit":[102,128],"can":[104],"be":[105],"achieved.":[106],"Comparative":[107],"studies":[108],"conventional":[114],"recent":[116],"topologies":[117],"have":[118],"been":[119],"presented":[120],"terms":[122],"power":[124,171],"gate":[126],"driver":[127],"requirement,":[129],"sources":[133],"standing":[136],"Multicarrier-based":[138],"sinusoidal":[139],"pulse":[140],"width":[141],"modulation":[142],"(SPWM)":[143],"scheme":[144],"is":[145,176],"adopted":[146],"generating":[148],"switching":[149],"signals":[150],"dSPACE":[152],"real-time":[153],"controller.":[154],"In":[155],"addition,":[156],"fewer":[161],"ON-state":[164],"that":[166],"lead":[167],"loss.":[172],"validated":[177],"through":[178],"simulation":[179],"experimental":[181],"implementation.":[182]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}