{"id":"https://openalex.org/W2726485143","doi":"https://doi.org/10.1142/s0218126618500299","title":"Design of Optimal CMOS Analog Amplifier Circuits Using a Hybrid Evolutionary Optimization Technique","display_name":"Design of Optimal CMOS Analog Amplifier Circuits Using a Hybrid Evolutionary Optimization Technique","publication_year":2017,"publication_date":"2017-06-30","ids":{"openalex":"https://openalex.org/W2726485143","doi":"https://doi.org/10.1142/s0218126618500299","mag":"2726485143"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126618500299","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126618500299","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087343297","display_name":"Bishnu Prasad De","orcid":"https://orcid.org/0000-0002-1146-1692"},"institutions":[{"id":"https://openalex.org/I175399479","display_name":"Haldia Institute of Technology","ror":"https://ror.org/0211bs523","country_code":"IN","type":"education","lineage":["https://openalex.org/I175399479"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Bishnu Prasad De","raw_affiliation_strings":["Department of ECE, HIT, Haldia, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, HIT, Haldia, India","institution_ids":["https://openalex.org/I175399479"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108265091","display_name":"K. B. Maji","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kanchan Baran Maji","raw_affiliation_strings":["Department of ECE, NIT, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, NIT, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012097209","display_name":"Rajib Kar","orcid":"https://orcid.org/0000-0002-5789-0580"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajib Kar","raw_affiliation_strings":["Department of ECE, NIT, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, NIT, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016524175","display_name":"Durbadal Mandal","orcid":"https://orcid.org/0000-0002-4205-6534"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Durbadal Mandal","raw_affiliation_strings":["Department of ECE, NIT, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, NIT, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109083066","display_name":"Sakti Prasad Ghoshal","orcid":"https://orcid.org/0009-0006-6050-5977"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sakti Prasad Ghoshal","raw_affiliation_strings":["Department of EE, NIT, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE, NIT, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5087343297"],"corresponding_institution_ids":["https://openalex.org/I175399479"],"apc_list":null,"apc_paid":null,"fwci":0.8448,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.75017569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"27","issue":"02","first_page":"1850029","last_page":"1850029"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7059372663497925},{"id":"https://openalex.org/keywords/particle-swarm-optimization","display_name":"Particle swarm optimization","score":0.697907567024231},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6172828674316406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5955207943916321},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5903602242469788},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5337142944335938},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.525688886642456},{"id":"https://openalex.org/keywords/differential-evolution","display_name":"Differential evolution","score":0.5169369578361511},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5058953166007996},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48036226630210876},{"id":"https://openalex.org/keywords/evolutionary-algorithm","display_name":"Evolutionary algorithm","score":0.4580707550048828},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42423728108406067},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24159350991249084},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.221854567527771},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1732718050479889},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10324284434318542},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09808650612831116}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7059372663497925},{"id":"https://openalex.org/C85617194","wikidata":"https://www.wikidata.org/wiki/Q2072794","display_name":"Particle swarm optimization","level":2,"score":0.697907567024231},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6172828674316406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5955207943916321},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5903602242469788},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5337142944335938},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.525688886642456},{"id":"https://openalex.org/C74750220","wikidata":"https://www.wikidata.org/wiki/Q2662197","display_name":"Differential evolution","level":2,"score":0.5169369578361511},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5058953166007996},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48036226630210876},{"id":"https://openalex.org/C159149176","wikidata":"https://www.wikidata.org/wiki/Q14489129","display_name":"Evolutionary algorithm","level":2,"score":0.4580707550048828},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42423728108406067},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24159350991249084},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.221854567527771},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1732718050479889},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10324284434318542},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09808650612831116}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126618500299","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126618500299","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1925428099","https://openalex.org/W1964239621","https://openalex.org/W2015115262","https://openalex.org/W2023878889","https://openalex.org/W2048868727","https://openalex.org/W2062007559","https://openalex.org/W2065183815","https://openalex.org/W2082228576","https://openalex.org/W2088542116","https://openalex.org/W2090455930","https://openalex.org/W2106476087","https://openalex.org/W2112308092","https://openalex.org/W2161619771","https://openalex.org/W2167327848","https://openalex.org/W2565610621"],"related_works":["https://openalex.org/W2394392475","https://openalex.org/W2069937987","https://openalex.org/W1571424162","https://openalex.org/W2015132550","https://openalex.org/W3168391725","https://openalex.org/W2235797280","https://openalex.org/W2319086340","https://openalex.org/W1966154590","https://openalex.org/W3199390665","https://openalex.org/W1825560194"],"abstract_inverted_index":{"This":[0,93],"paper":[1,94],"proposes":[2],"an":[3,64],"efficient":[4],"design":[5,138],"technique":[6,145,161],"for":[7,31,50,67,167],"two":[8],"commonly":[9],"used":[10],"VLSI":[11],"circuits,":[12],"namely,":[13],"CMOS":[14,22],"current":[15],"mirror":[16],"load-based":[17],"differential":[18,41],"amplifier":[19],"circuit":[20,134],"and":[21,74,100],"two-stage":[23],"operational":[24],"amplifier.":[25],"The":[26,140],"hybrid":[27],"evolutionary":[28,59],"method":[29,87],"utilized":[30],"these":[32],"optimal":[33],"designs":[34,169],"is":[35,56,83,116,157],"random":[36,98],"particle":[37],"swarm":[38],"optimization":[39,69,86],"with":[40],"evolution":[42],"(RPSODE).":[43],"Random":[44],"PSO":[45,82,99],"utilizes":[46],"the":[47,52,68,79,97,104,109,120,123,128,133,137,168,171],"weighted":[48],"particles":[49],"monitoring":[51],"search":[53],"directions.":[54],"DE":[55,101],"a":[57,84,158],"robust":[58,85],"technique.":[60],"It":[61],"has":[62],"demonstrated":[63],"exclusive":[65],"performance":[66],"problems":[70],"which":[71],"are":[72,146],"continuous":[73],"global":[75],"but":[76,88],"suffers":[77,89],"from":[78,90,143],"uncertainty":[80],"issues.":[81],"sub-optimality":[91],"problem.":[92],"effectively":[95],"hybridizes":[96],"to":[102,107,118,126],"remove":[103],"limitations":[105],"related":[106],"both":[108],"techniques":[110],"individually.":[111],"In":[112],"this":[113],"paper,":[114],"RPSODE":[115,144,156],"employed":[117],"optimize":[119],"sizes":[121],"of":[122,170,177],"MOS":[124,178],"transistors":[125],"reduce":[127],"overall":[129],"area":[130],"taken":[131],"by":[132],"while":[135],"satisfying":[136],"constraints.":[139],"results":[141,153],"obtained":[142],"validated":[147],"in":[148,175],"SPICE":[149],"environment.":[150],"SPICE-based":[151],"simulation":[152],"justify":[154],"that":[155],"much":[159],"better":[160],"than":[162],"other":[163],"formerly":[164],"reported":[165],"methods":[166],"above":[172],"mentioned":[173],"circuits":[174],"terms":[176],"area,":[179],"gain,":[180],"power":[181],"dissipation,":[182],"etc.":[183]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}