{"id":"https://openalex.org/W2593010801","doi":"https://doi.org/10.1142/s0218126617501353","title":"Efficient Conversion Technique from Redundant Binary to NonRedundant Binary Representation","display_name":"Efficient Conversion Technique from Redundant Binary to NonRedundant Binary Representation","publication_year":2017,"publication_date":"2017-02-27","ids":{"openalex":"https://openalex.org/W2593010801","doi":"https://doi.org/10.1142/s0218126617501353","mag":"2593010801"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126617501353","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126617501353","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075013845","display_name":"Ranjan Kumar Barik","orcid":"https://orcid.org/0000-0001-7267-0159"},"institutions":[{"id":"https://openalex.org/I185065464","display_name":"Veer Surendra Sai University of Technology","ror":"https://ror.org/02yghbg68","country_code":"IN","type":"education","lineage":["https://openalex.org/I185065464"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ranjan Kumar Barik","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, VSS University of Technology, Burla, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, VSS University of Technology, Burla, India","institution_ids":["https://openalex.org/I185065464"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050618900","display_name":"Manoranjan Pradhan","orcid":"https://orcid.org/0000-0003-4520-5280"},"institutions":[{"id":"https://openalex.org/I185065464","display_name":"Veer Surendra Sai University of Technology","ror":"https://ror.org/02yghbg68","country_code":"IN","type":"education","lineage":["https://openalex.org/I185065464"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manoranjan Pradhan","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, VSS University of Technology, Burla, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, VSS University of Technology, Burla, India","institution_ids":["https://openalex.org/I185065464"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072703440","display_name":"Rutuparna Panda","orcid":"https://orcid.org/0000-0002-8676-0144"},"institutions":[{"id":"https://openalex.org/I185065464","display_name":"Veer Surendra Sai University of Technology","ror":"https://ror.org/02yghbg68","country_code":"IN","type":"education","lineage":["https://openalex.org/I185065464"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rutuparna Panda","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, VSS University of Technology, Burla, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, VSS University of Technology, Burla, India","institution_ids":["https://openalex.org/I185065464"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075013845"],"corresponding_institution_ids":["https://openalex.org/I185065464"],"apc_list":null,"apc_paid":null,"fwci":0.5734,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6814779,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"26","issue":"09","first_page":"1750135","last_page":"1750135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.6837707757949829},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.661616325378418},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6037746071815491},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5872306227684021},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.528706431388855},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5149972438812256},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.46227627992630005},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46100327372550964},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4472818076610565},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44331514835357666},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4236692190170288},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21705052256584167},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.12313655018806458}],"concepts":[{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.6837707757949829},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.661616325378418},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6037746071815491},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5872306227684021},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.528706431388855},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5149972438812256},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.46227627992630005},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46100327372550964},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4472818076610565},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44331514835357666},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4236692190170288},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21705052256584167},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.12313655018806458},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126617501353","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126617501353","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1509600527","https://openalex.org/W1538184337","https://openalex.org/W1587217691","https://openalex.org/W1822244604","https://openalex.org/W1849569023","https://openalex.org/W2032549991","https://openalex.org/W2032914037","https://openalex.org/W2102275186","https://openalex.org/W2128615926","https://openalex.org/W2131256658","https://openalex.org/W2152851586","https://openalex.org/W2154261398","https://openalex.org/W2306180925","https://openalex.org/W2473887747"],"related_works":["https://openalex.org/W2967107136","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W2117342402","https://openalex.org/W4317402486","https://openalex.org/W2071301218","https://openalex.org/W1485756991","https://openalex.org/W2387264083"],"abstract_inverted_index":{"Redundant":[0,170],"Binary":[1,51,171],"(RB)":[2],"to":[3,19,55,70,93,102,153],"Two\u2019s":[4],"Complement":[5],"(TC)":[6],"converter":[7,104,159,185,189],"offers":[8,43,177],"nonredundant":[9],"representation.":[10,95],"However,":[11],"the":[12,37,100,116,132,164,168],"sign":[13,40],"bit":[14],"of":[15,28,31,39,77,99,122,137,145,167,181],"TC":[16],"representation":[17,53,63,76],"has":[18],"be":[20],"handled":[21],"using":[22,46,115],"nonstandard":[23],"hardware":[24,48],"blocks.":[25,49],"The":[26,61,96,156,174],"concept":[27],"Inverted":[29],"encoding":[30],"negative":[32],"weighted":[33],"bits":[34],"(IEN)":[35],"eliminates":[36],"need":[38],"extension":[41],"and":[42,58,113,140,148],"design":[44],"only":[45],"predefined":[47],"NonRedundant":[50],"(NRB)":[52],"refers":[54],"both":[56],"conventional":[57,184],"IEN":[59],"representations.":[60],"NRB":[62,94,103],"is":[64,160],"also":[65,161],"useful":[66],"considering":[67,125],"problem":[68],"related":[69],"shifting":[71],"in":[72,107,163,190],"Carry":[73],"Save":[74],"(CS)":[75],"a":[78,178],"RB":[79,92,101],"number.":[80],"In":[81],"this":[82],"paper,":[83],"we":[84],"have":[85],"proposed":[86,97,138,157,187],"two":[87],"new":[88],"conversion":[89],"circuits":[90,98],"for":[91],"are":[105],"coded":[106],"Verilog":[108],"Hardware":[109],"Description":[110],"language":[111],"(HDL)":[112],"synthesized":[114],"Encounter(R)":[117],"RTL":[118],"Compiler":[119],"RC13.10":[120],"v13.10-s006_1":[121],"Cadence":[123],"tool":[124],"ASIC":[126],"platform.":[127],"Considering":[128],"64":[129],"bits\u2019":[130],"operand,":[131],"delay":[133,179],"power":[134],"product":[135],"performances":[136],"one-bit":[139,158,188],"two-bit":[141],"computations":[142],"offer":[143],"improvement":[144,180],"almost":[146],"29.9%":[147],"47%,":[149],"respectively":[150],"as":[151],"compared":[152],"Carry-Look-Ahead":[154],"(CLA).":[155],"applied":[162],"final":[165],"stage":[166],"Modified":[169],"Adder":[172],"(MRBA).":[173],"32-bit":[175],"MRBA":[176],"7.87%":[182],"replacing":[183],"with":[186],"same":[191],"FPGA":[192],"4vfx12sf363-12":[193],"device.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}