{"id":"https://openalex.org/W2587540942","doi":"https://doi.org/10.1142/s0218126617501237","title":"Design and Implementation of 32-Bit High Valency Jackson Adders","display_name":"Design and Implementation of 32-Bit High Valency Jackson Adders","publication_year":2017,"publication_date":"2017-02-09","ids":{"openalex":"https://openalex.org/W2587540942","doi":"https://doi.org/10.1142/s0218126617501237","mag":"2587540942"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126617501237","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126617501237","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073431538","display_name":"N. Poornima","orcid":null},"institutions":[{"id":"https://openalex.org/I126824641","display_name":"JSS Academy of Higher Education and Research","ror":"https://ror.org/013x70191","country_code":"IN","type":"education","lineage":["https://openalex.org/I126824641"]},{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"N. Poornima","raw_affiliation_strings":["JSS Academy of Technical Education, Bangalore, India","School of Electronics Engineering, VIT University Chennai, India"],"affiliations":[{"raw_affiliation_string":"JSS Academy of Technical Education, Bangalore, India","institution_ids":["https://openalex.org/I126824641"]},{"raw_affiliation_string":"School of Electronics Engineering, VIT University Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030426808","display_name":"V. S. Kanchana Bhaaskaran","orcid":"https://orcid.org/0000-0002-3819-1952"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. S. Kanchana Bhaaskaran","raw_affiliation_strings":["School of Electronics Engineering, VIT University Chennai, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT University Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5073431538"],"corresponding_institution_ids":["https://openalex.org/I126824641","https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56777463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"26","issue":"07","first_page":"1750123","last_page":"1750123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9356501698493958},{"id":"https://openalex.org/keywords/recursion","display_name":"Recursion (computer science)","score":0.7376748323440552},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6279324889183044},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6096208691596985},{"id":"https://openalex.org/keywords/valency","display_name":"Valency","score":0.5178930759429932},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5004451274871826},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4571438133716583},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.45124930143356323},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.428352952003479},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3270939588546753},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2714351713657379},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06554189324378967}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9356501698493958},{"id":"https://openalex.org/C168773036","wikidata":"https://www.wikidata.org/wiki/Q264164","display_name":"Recursion (computer science)","level":2,"score":0.7376748323440552},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6279324889183044},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6096208691596985},{"id":"https://openalex.org/C139007053","wikidata":"https://www.wikidata.org/wiki/Q1412952","display_name":"Valency","level":2,"score":0.5178930759429932},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5004451274871826},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4571438133716583},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.45124930143356323},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.428352952003479},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3270939588546753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2714351713657379},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06554189324378967},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126617501237","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126617501237","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W2101829102","https://openalex.org/W2104733895","https://openalex.org/W2131647018","https://openalex.org/W2143462372","https://openalex.org/W2168543008"],"related_works":["https://openalex.org/W2489015823","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W4295540194","https://openalex.org/W2129868416","https://openalex.org/W2364181090","https://openalex.org/W4255416339","https://openalex.org/W2766072312","https://openalex.org/W2112595260","https://openalex.org/W3082514006"],"abstract_inverted_index":{"Parallel":[0],"prefix":[1],"addition":[2,16],"offers":[3],"a":[4,48,53,101],"highly":[5],"efficient":[6,22],"solution":[7],"to":[8,46,51,88,171,191],"most":[9],"of":[10,17,28,55,84,104,130,149],"the":[11,72,82,85,90,108,121,135,166,175,180,187,192,196],"applications":[12],"which":[13],"requires":[14],"fast":[15],"two":[18],"binary":[19],"numbers.":[20],"An":[21],"adder":[23,91,96,124],"design":[24,56],"demands":[25],"proper":[26],"selection":[27],"recurrence":[29],"equations":[30,38,111],"and":[31,114,132,153,160,186],"its":[32],"realization.":[33],"There":[34],"are":[35,98,126,163],"different":[36],"recursion":[37,110],"like":[39],"Weinberger":[40],"recursion,":[41,43,45],"Ling":[42,136,172],"Jackson":[44,67,109,123],"name":[47],"few,":[49],"available":[50],"suit":[52],"variety":[54],"requirements.":[57],"In":[58,69],"this":[59],"work,":[60],"we":[61],"have":[62],"proposed":[63,95,167,181],"adders":[64,137,173,182,193],"based":[65,106,194],"on":[66,107,195],"recursion.":[68,198],"these":[70],"adders,":[71,168],"complexity":[73],"found":[74],"in":[75,128,158],"generate":[76],"term":[77],"is":[78],"reduced":[79],"at":[80],"all":[81],"levels":[83],"carry":[86],"graph":[87],"optimize":[89],"performance":[92],"parameters.":[93],"The":[94,116],"structures":[97,125],"implemented":[99],"for":[100,112,138,174],"word":[102,177],"size":[103],"32-bit":[105],"valency-4":[113],"valency-5.":[115],"synthesis":[117],"results":[118,143],"reveal":[119],"that":[120,146],"high-valency":[122],"superior":[127],"terms":[129],"power":[131],"area":[133,159],"over":[134],"comparable":[139],"delay":[140],"values.":[141],"Experimental":[142],"obtained":[144],"reveals":[145],"an":[147],"average":[148],"[Formula:":[150,154],"see":[151,155],"text]":[152,156],"savings":[157],"power,":[161],"respectively,":[162],"achieved":[164],"by":[165],"as":[169],"compared":[170,190],"same":[176],"size.":[178],"Furthermore,":[179],"demonstrate":[183],"enhanced":[184],"area-delay":[185],"power-delay":[188],"values":[189],"Weinberger\u2019s":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}