{"id":"https://openalex.org/W2362146931","doi":"https://doi.org/10.1142/s0218126616501024","title":"\u201cMulti-Circuit\u201d: Automatic Generation of an Application Specific Configurable Core for Known Set of Application Circuits","display_name":"\u201cMulti-Circuit\u201d: Automatic Generation of an Application Specific Configurable Core for Known Set of Application Circuits","publication_year":2016,"publication_date":"2016-05-13","ids":{"openalex":"https://openalex.org/W2362146931","doi":"https://doi.org/10.1142/s0218126616501024","mag":"2362146931"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126616501024","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126616501024","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002664579","display_name":"Muhammad Mazher Iqbal","orcid":"https://orcid.org/0000-0002-2421-8456"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Muhammad Mazher Iqbal","raw_affiliation_strings":["Karachi Institute of Economics & Technology, Karachi, Sindh 75190, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics & Technology, Karachi, Sindh 75190, Pakistan","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079308988","display_name":"Husain Parvez","orcid":"https://orcid.org/0000-0002-6544-2454"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Husain Parvez","raw_affiliation_strings":["Karachi Institute of Economics & Technology, Karachi, Sindh 75190, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics & Technology, Karachi, Sindh 75190, Pakistan","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077892555","display_name":"Muhammad Rashid","orcid":"https://orcid.org/0000-0001-5852-1296"},"institutions":[{"id":"https://openalex.org/I199693650","display_name":"Umm al-Qura University","ror":"https://ror.org/01xjqrm90","country_code":"SA","type":"education","lineage":["https://openalex.org/I199693650"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Muhammad Rashid","raw_affiliation_strings":["Umm Al Qura University, KSA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Umm Al Qura University, KSA","institution_ids":["https://openalex.org/I199693650"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9614,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73102821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"09","first_page":"1650102","last_page":"1650102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.760657787322998},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7596691846847534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6089367866516113},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.579951822757721},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5621053576469421},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5581992864608765},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5028843283653259},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4905921518802643},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4728691279888153},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4628744423389435},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43572989106178284},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.42469507455825806},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.36461031436920166},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26628631353378296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12287202477455139},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11931148171424866}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.760657787322998},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7596691846847534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6089367866516113},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.579951822757721},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5621053576469421},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5581992864608765},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5028843283653259},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4905921518802643},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4728691279888153},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4628744423389435},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43572989106178284},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.42469507455825806},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.36461031436920166},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26628631353378296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12287202477455139},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11931148171424866},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126616501024","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126616501024","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322997","display_name":"King Abdulaziz City for Science and Technology","ror":"https://ror.org/05tdz6m39"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W635336570","https://openalex.org/W1523051745","https://openalex.org/W2017319558","https://openalex.org/W2022306346","https://openalex.org/W2052990662","https://openalex.org/W2053661496","https://openalex.org/W2057142053","https://openalex.org/W2113182920","https://openalex.org/W2113645429","https://openalex.org/W2141823036","https://openalex.org/W2163835931"],"related_works":["https://openalex.org/W2185423317","https://openalex.org/W56980411","https://openalex.org/W2553427352","https://openalex.org/W1535190189","https://openalex.org/W2271793732","https://openalex.org/W2184237871","https://openalex.org/W1985123719","https://openalex.org/W9650129","https://openalex.org/W3014016958","https://openalex.org/W2130281844","https://openalex.org/W2990428606","https://openalex.org/W1578002709","https://openalex.org/W2899044382","https://openalex.org/W155810330","https://openalex.org/W3010691468","https://openalex.org/W2096320896","https://openalex.org/W2983676609","https://openalex.org/W3049616386","https://openalex.org/W3173310072","https://openalex.org/W2901622660"],"abstract_inverted_index":{"Many":[0],"digital":[1],"systems":[2],"provide":[3],"multiple":[4],"but":[5],"closely":[6],"related":[7],"functionalities,":[8],"not":[9],"all":[10,93],"of":[11,33,41,83],"them":[12],"are":[13,100],"required":[14],"simultaneously.":[15],"Dedicated":[16],"hardware":[17,36,54],"solution":[18,37,55],"for":[19,38],"each":[20],"functionality":[21,48],"will":[22,44],"waste":[23],"too":[24],"much":[25],"silicon":[26],"area.":[27],"This":[28,52],"work":[29],"presents":[30],"automatic":[31],"generation":[32],"a":[34,39,50,66,70,80,87],"shared":[35,53],"set":[40,82],"functionalities":[42,85],"which":[43],"execute":[45],"only":[46],"one":[47],"at":[49],"time.":[51],"is":[56,75,111,126],"termed":[57],"as":[58,65],"\u201cMulti-Circuit\u201d.":[59],"A":[60],"Multi-Circuit":[61,74,110,125],"can":[62],"be":[63],"embedded":[64],"configurable":[67],"component":[68],"in":[69],"System-on-Chip":[71],"(SoC)":[72],"design.":[73,133],"generated":[76],"by":[77],"initially":[78],"mapping":[79],"given":[81],"application":[84],"on":[86],"common":[88],"reconfigurable":[89,105],"platform.":[90],"Later":[91],"on,":[92],"the":[94,104,115],"unused":[95],"logic":[96],"and":[97],"routing":[98],"resources":[99],"efficiently":[101],"removed":[102],"from":[103],"hardware.":[106],"Experiments":[107],"reveal":[108],"that":[109],"18\u201342%":[112],"smaller":[113,128],"than":[114,129],"previously":[116],"proposed":[117],"technique":[118],"named":[119],"Application":[120],"Specific":[121],"Inflexible":[122],"FPGA":[123,132],"(ASIF).":[124],"73\u201384%":[127],"its":[130],"corresponding":[131]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}