{"id":"https://openalex.org/W2301422204","doi":"https://doi.org/10.1142/s0218126616500742","title":"A GA Based Simple and Efficient Technique to Design Combinational Logic Circuits Using Universal Logic Modules","display_name":"A GA Based Simple and Efficient Technique to Design Combinational Logic Circuits Using Universal Logic Modules","publication_year":2016,"publication_date":"2016-03-17","ids":{"openalex":"https://openalex.org/W2301422204","doi":"https://doi.org/10.1142/s0218126616500742","mag":"2301422204"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126616500742","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126616500742","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017739136","display_name":"C. K. Vijayakumari","orcid":null},"institutions":[{"id":"https://openalex.org/I177436651","display_name":"Mahatma Gandhi University","ror":"https://ror.org/00h4spn88","country_code":"IN","type":"education","lineage":["https://openalex.org/I177436651"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"C. K. Vijayakumari","raw_affiliation_strings":["Department of Electrical Engineering, Rajiv Gandhi Institute of Technology (RIT), Kottayam, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Rajiv Gandhi Institute of Technology (RIT), Kottayam, Kerala, India","institution_ids":["https://openalex.org/I177436651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069049870","display_name":"Rekha K. James","orcid":"https://orcid.org/0000-0002-4149-1358"},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rekha K. James","raw_affiliation_strings":["Division of Electronics, Cochin University of Science and Technology, Kochi, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Division of Electronics, Cochin University of Science and Technology, Kochi, Kerala, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108189508","display_name":"P. Mythili","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Mythili","raw_affiliation_strings":["Division of Electronics, Cochin University of Science and Technology, Kochi, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Division of Electronics, Cochin University of Science and Technology, Kochi, Kerala, India","institution_ids":["https://openalex.org/I20497027"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017739136"],"corresponding_institution_ids":["https://openalex.org/I177436651"],"apc_list":null,"apc_paid":null,"fwci":0.3749,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63679885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"25","issue":"07","first_page":"1650074","last_page":"1650074"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6965124011039734},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5287296772003174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5286460518836975},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5267719030380249},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5027525424957275},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.49474141001701355},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48237791657447815},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.48069483041763306},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.4670492708683014},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44799748063087463},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.431514710187912},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3894869089126587},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36120325326919556},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.09233155846595764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0892515778541565}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6965124011039734},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5287296772003174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5286460518836975},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5267719030380249},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5027525424957275},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.49474141001701355},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48237791657447815},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.48069483041763306},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.4670492708683014},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44799748063087463},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.431514710187912},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3894869089126587},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36120325326919556},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.09233155846595764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0892515778541565},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126616500742","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126616500742","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W206593780","https://openalex.org/W1994143452","https://openalex.org/W2030224590","https://openalex.org/W2068868661","https://openalex.org/W2080267935","https://openalex.org/W2083294917","https://openalex.org/W2156028311","https://openalex.org/W3023540311"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2101877870","https://openalex.org/W1621928919","https://openalex.org/W2122197419","https://openalex.org/W2499931839","https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2112955501","https://openalex.org/W2125277664","https://openalex.org/W2146663621"],"abstract_inverted_index":{"A":[0],"Genetic":[1],"Algorithm":[2],"based":[3],"optimization":[4],"technique":[5],"for":[6,33],"the":[7,35,46,67,74,89,99,116,123,138],"design":[8,131],"of":[9,40,69,98],"combinational":[10],"logic":[11,15],"circuits":[12,100,132],"using":[13],"Universal":[14],"Modules,":[16],"2-1":[17,20],"multiplexer":[18],"or":[19],"Reed":[21],"Muller":[22],"block":[23],"is":[24,87,101],"proposed.":[25],"In":[26,64],"contrast":[27],"to":[28,52,58,66,106,115,130,134],"applying":[29],"same":[30],"select":[31,56,72,84],"signals":[32],"all":[34],"units":[36],"in":[37,43,61,91,122],"a":[38],"level":[39,82],"tree":[41],"network":[42],"conventional":[44,92,119],"methods,":[45],"proposed":[47,75],"method":[48,76],"allows":[49],"any":[50,59,62],"variable":[51],"be":[53],"used":[54],"as":[55,71,83,113],"signal":[57,85],"unit":[60],"level.":[63],"addition":[65],"use":[68],"variables":[70,136],"signals,":[73],"uses":[77],"functions":[78,127],"derived":[79],"from":[80],"previous":[81],"which":[86,104],"not":[88],"case":[90],"methods.":[93],"With":[94],"this":[95],"technique,":[96],"complexity":[97],"made":[102],"lesser":[103,107],"leads":[105],"power":[108],"consumption,":[109],"area":[110],"and":[111,118,137],"delay":[112],"compared":[114],"current":[117],"methods":[120],"available":[121],"literature.":[124],"Standard":[125],"Boolean":[126],"are":[128,140],"implemented":[129],"up":[133],"six":[135],"results":[139],"validated":[141],"with":[142],"benchmark":[143],"functions.":[144]},"counts_by_year":[{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}