{"id":"https://openalex.org/W2287259895","doi":"https://doi.org/10.1142/s0218126616500572","title":"Power Modeling Framework for an Asynchronous Processor","display_name":"Power Modeling Framework for an Asynchronous Processor","publication_year":2016,"publication_date":"2016-02-24","ids":{"openalex":"https://openalex.org/W2287259895","doi":"https://doi.org/10.1142/s0218126616500572","mag":"2287259895"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126616500572","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126616500572","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060890675","display_name":"Je-Hoon Lee","orcid":"https://orcid.org/0000-0001-9481-2891"},"institutions":[{"id":"https://openalex.org/I165507594","display_name":"Kangwon National University","ror":"https://ror.org/01mh5ph17","country_code":"KR","type":"education","lineage":["https://openalex.org/I165507594"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Je-Hoon Lee","raw_affiliation_strings":["Division of Electronics, Information and Communication Engineering, Kangwon National University, 1 Joongang-ro, Samcheock, Gangwon, 245-711, Rep. of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics, Information and Communication Engineering, Kangwon National University, 1 Joongang-ro, Samcheock, Gangwon, 245-711, Rep. of Korea","institution_ids":["https://openalex.org/I165507594"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5060890675"],"corresponding_institution_ids":["https://openalex.org/I165507594"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01051446,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":"06","first_page":"1650057","last_page":"1650057"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7863833904266357},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.785314679145813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7210336327552795},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6777461171150208},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5566469430923462},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4458073079586029},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.43222886323928833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4268280565738678},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3372199535369873}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7863833904266357},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.785314679145813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7210336327552795},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6777461171150208},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5566469430923462},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4458073079586029},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.43222886323928833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4268280565738678},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3372199535369873},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126616500572","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126616500572","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G6542221175","display_name":null,"funder_award_id":"NRF-2015R1D1A1A01061237","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1552829180","https://openalex.org/W1984622938","https://openalex.org/W1987805948","https://openalex.org/W2009625126","https://openalex.org/W2020216714","https://openalex.org/W2032094184","https://openalex.org/W2041740969","https://openalex.org/W2047572613","https://openalex.org/W2055713419","https://openalex.org/W2067768623","https://openalex.org/W2091024885","https://openalex.org/W2102727118","https://openalex.org/W2104105510","https://openalex.org/W2106013742","https://openalex.org/W2114306234","https://openalex.org/W2121914493","https://openalex.org/W2125018715","https://openalex.org/W2132339613","https://openalex.org/W2137359677","https://openalex.org/W2138444824","https://openalex.org/W2144293278","https://openalex.org/W2146368199","https://openalex.org/W2147953779","https://openalex.org/W2150752883","https://openalex.org/W2157435683","https://openalex.org/W2158734177","https://openalex.org/W2167109125","https://openalex.org/W2985821113"],"related_works":["https://openalex.org/W2985738161","https://openalex.org/W2131429702","https://openalex.org/W2554980854","https://openalex.org/W1995348478","https://openalex.org/W2121435882","https://openalex.org/W3099493149","https://openalex.org/W3157702025","https://openalex.org/W2072783274","https://openalex.org/W2034919323","https://openalex.org/W2169075904"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"power":[4,21,36,67,77,91,102,116,126,140],"models":[5,20,35,68,78,117,141],"for":[6,104,113,146,156],"an":[7,51,70],"asynchronous":[8,154],"processor,":[9],"A8051.":[10],"The":[11,27,56],"first":[12],"one":[13,29],"is":[14,30],"a":[15,31,105,144],"pipeline":[16,25],"accurate":[17],"model":[18,33,103],"which":[19,34],"consumption":[22,37],"at":[23,38],"each":[24],"stage.":[26],"other":[28],"micro-architectural":[32,66],"micro-operation":[39],"level.":[40],"Then,":[41],"we":[42],"demonstrate":[43,73],"the":[44,47,62,75,88,100,110,114,124,128,138,153],"feasibility":[45],"of":[46],"proposed":[48,63,76,115,139],"approach":[49],"on":[50,60,69],"A8051":[52,71],"processor":[53,72,155],"case":[54],"study.":[55],"experimental":[57],"results":[58,97],"based":[59],"applying":[61],"pipeline-accurate":[64],"and":[65,134],"that":[74],"have":[79],"high":[80],"accuracy":[81],"with":[82],"simulation":[83,111],"times":[84,121],"much":[85],"faster":[86,122],"than":[87,123,132],"conventional":[89,101],"low-level":[90,125],"simulator.":[92],"It":[93],"also":[94],"shows":[95],"similar":[96],"compared":[98],"to":[99,151],"synchronous":[106],"processor.":[107],"Even":[108],"though":[109],"speeds":[112],"are":[118,130],"approximately":[119],"100\u2013900":[120],"simulator,":[127],"differences":[129],"less":[131],"18%":[133],"15%,":[135],"respectively.":[136],"Thus,":[137],"can":[142],"give":[143],"guide":[145],"SoC":[147,158],"designers":[148],"who":[149],"want":[150],"integrate":[152],"low-power":[157],"design.":[159]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}