{"id":"https://openalex.org/W2236863377","doi":"https://doi.org/10.1142/s0218126615501601","title":"Design and Analysis of 32-Bit CLA Using Energy Efficient Adiabatic Logic for Ultra-Low-Power Application","display_name":"Design and Analysis of 32-Bit CLA Using Energy Efficient Adiabatic Logic for Ultra-Low-Power Application","publication_year":2015,"publication_date":"2015-09-18","ids":{"openalex":"https://openalex.org/W2236863377","doi":"https://doi.org/10.1142/s0218126615501601","mag":"2236863377"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126615501601","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126615501601","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076534210","display_name":"Manash Chanda","orcid":"https://orcid.org/0000-0002-6914-9474"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manash Chanda","raw_affiliation_strings":["Nano-device Simulation Lab, Department of ETCE, Jadavpur University, Kolkata 700032, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nano-device Simulation Lab, Department of ETCE, Jadavpur University, Kolkata 700032, West Bengal, India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047895330","display_name":"Swapnadip De","orcid":"https://orcid.org/0000-0001-6250-1570"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swapnadip De","raw_affiliation_strings":["Nano-device Simulation Lab, Department of ETCE, Jadavpur University, Kolkata 700032, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nano-device Simulation Lab, Department of ETCE, Jadavpur University, Kolkata 700032, West Bengal, India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036837036","display_name":"Chandan Kumar Sarkar","orcid":"https://orcid.org/0000-0002-6094-0243"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Kumar Sarkar","raw_affiliation_strings":["Nano-device Simulation Lab, Department of ETCE, Jadavpur University, Kolkata 700032, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nano-device Simulation Lab, Department of ETCE, Jadavpur University, Kolkata 700032, West Bengal, India","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170979836"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.10623589,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"10","first_page":"1550160","last_page":"1550160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.8278264999389648},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6524094939231873},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5634996891021729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5626724362373352},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5578149557113647},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5257528424263},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5170705914497375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5095927715301514},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5003819465637207},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4999995231628418},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4768606126308441},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.47622257471084595},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43412062525749207},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3304150700569153},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.280942440032959},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25143659114837646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23000746965408325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2208775281906128},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20541605353355408},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12998422980308533},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12899228930473328}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.8278264999389648},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6524094939231873},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5634996891021729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5626724362373352},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5578149557113647},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5257528424263},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5170705914497375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5095927715301514},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5003819465637207},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4999995231628418},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4768606126308441},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.47622257471084595},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43412062525749207},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3304150700569153},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.280942440032959},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25143659114837646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23000746965408325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2208775281906128},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20541605353355408},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12998422980308533},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12899228930473328},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126615501601","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126615501601","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1968803376","https://openalex.org/W1999405866","https://openalex.org/W2026990972","https://openalex.org/W2059463062","https://openalex.org/W2085952730","https://openalex.org/W2105946429","https://openalex.org/W2122984966","https://openalex.org/W2123607016","https://openalex.org/W2148264694","https://openalex.org/W2157024459","https://openalex.org/W2161269857"],"related_works":["https://openalex.org/W1485027372","https://openalex.org/W2338212935","https://openalex.org/W2490163188","https://openalex.org/W2141849037","https://openalex.org/W2186246884","https://openalex.org/W2014491101","https://openalex.org/W3007633137","https://openalex.org/W1975481944","https://openalex.org/W1994123863","https://openalex.org/W2129878502"],"abstract_inverted_index":{"This":[0],"paper":[1],"shows":[2],"that":[3,98],"a":[4,10,31,56,87],"conventional":[5],"semi-custom":[6,46,99],"design-flow":[7],"based":[8],"on":[9],"energy":[11,37],"efficient":[12],"adiabatic":[13,27,41,100,117],"logic":[14,73,118,140],"(EEAL)":[15],"cell":[16],"library":[17],"allows":[18],"any":[19],"VLSI":[20],"designer":[21],"to":[22,77,91,111],"design":[23],"and":[24,62,83,119],"verify":[25],"complex":[26],"arithmetic":[28,101],"units":[29,102],"in":[30,55],"simple":[32],"way,":[33],"thus,":[34],"enjoying":[35],"the":[36,79,112,132,135,138],"reduction":[38],"benefits":[39],"of":[40,45,107,134,137],"logic.":[42],"A":[43],"family":[44],"EEAL-based":[47],"32-bit":[48],"carry-lookahead":[49],"adder":[50],"(CLA)":[51],"has":[52,74],"been":[53,75,129],"designed":[54],"TSMC":[57],"90-nm":[58],"CMOS":[59,123],"process":[60],"technology":[61],"verified":[63],"by":[64],"CADENCE":[65,126],"Design":[66],"suite.":[67],"Differential":[68],"cascode":[69],"voltage":[70],"swing":[71],"(DCVS)":[72],"used":[76],"implement":[78],"newly":[80],"proposed":[81,139],"EEAL":[82],"it":[84],"uses":[85],"only":[86],"sinusoidal":[88],"clock":[89],"supply":[90],"ensure":[92],"correct":[93],"operation.":[94],"Post-layout":[95],"simulations":[96,127],"show":[97],"can":[103],"save":[104],"significant":[105],"amount":[106],"energy,":[108],"as":[109],"compared":[110],"previously":[113],"reported":[114],"single":[115],"clocked":[116],"logically":[120],"equivalent":[121],"static":[122],"implementation.":[124],"Extensive":[125],"have":[128],"done":[130],"for":[131],"verification":[133],"functionality":[136],"structure.":[141]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}