{"id":"https://openalex.org/W2114238374","doi":"https://doi.org/10.1142/s0218126615500863","title":"Design of a 10-Bit High Performance Current-Steering DAC with a Novel Nested Decoder Based on Domino Logic","display_name":"Design of a 10-Bit High Performance Current-Steering DAC with a Novel Nested Decoder Based on Domino Logic","publication_year":2015,"publication_date":"2015-04-23","ids":{"openalex":"https://openalex.org/W2114238374","doi":"https://doi.org/10.1142/s0218126615500863","mag":"2114238374"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126615500863","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126615500863","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035185518","display_name":"Masoud Nazari","orcid":"https://orcid.org/0000-0002-6843-1494"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Masoud Nazari","raw_affiliation_strings":["Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037718653","display_name":"Leila Sharifi","orcid":"https://orcid.org/0000-0001-9163-9181"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Leila Sharifi","raw_affiliation_strings":["Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091470392","display_name":"Meysam Akbari","orcid":"https://orcid.org/0000-0002-4251-1138"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Meysam Akbari","raw_affiliation_strings":["Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004704443","display_name":"Omid Hashemipour","orcid":"https://orcid.org/0000-0002-9344-9442"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Omid Hashemipour","raw_affiliation_strings":["Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I48379061"],"apc_list":null,"apc_paid":null,"fwci":0.9096,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.74757879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"06","first_page":"1550086","last_page":"1550086"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9155724048614502},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.7605836391448975},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6146183013916016},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5392516851425171},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4971928894519806},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.48771557211875916},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.47573065757751465},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.45603621006011963},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4435006380081177},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43006694316864014},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31348156929016113},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2862660884857178},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24728184938430786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21356773376464844},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.20688793063163757},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.19353601336479187}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9155724048614502},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.7605836391448975},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6146183013916016},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5392516851425171},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4971928894519806},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.48771557211875916},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.47573065757751465},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.45603621006011963},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4435006380081177},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43006694316864014},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31348156929016113},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2862660884857178},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24728184938430786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21356773376464844},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.20688793063163757},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.19353601336479187},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126615500863","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126615500863","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1482322112","https://openalex.org/W1505760695","https://openalex.org/W1507386672","https://openalex.org/W1518236483","https://openalex.org/W1566916904","https://openalex.org/W1987637030","https://openalex.org/W2002579833","https://openalex.org/W2019115495","https://openalex.org/W2019376848","https://openalex.org/W2025217054","https://openalex.org/W2031489578","https://openalex.org/W2037899001","https://openalex.org/W2038124446","https://openalex.org/W2065474623","https://openalex.org/W2067662845","https://openalex.org/W2076001147","https://openalex.org/W2098418255","https://openalex.org/W2131805104","https://openalex.org/W2140823559","https://openalex.org/W2145297550","https://openalex.org/W2148940039","https://openalex.org/W3140548429","https://openalex.org/W3142526730"],"related_works":["https://openalex.org/W2139879739","https://openalex.org/W2108507245","https://openalex.org/W4315707241","https://openalex.org/W2427540483","https://openalex.org/W2159074457","https://openalex.org/W3021352409","https://openalex.org/W1994796450","https://openalex.org/W2025217054","https://openalex.org/W2904869669","https://openalex.org/W4386610362"],"abstract_inverted_index":{"In":[0],"this":[1,36],"paper,":[2],"a":[3,15,42,89],"10-bit":[4],"8-2":[5],"segmented":[6],"current-steering":[7],"digital-to-analog":[8],"converter":[9],"(DAC)":[10],"is":[11,47,73,85,104,128],"presented":[12],"which":[13],"uses":[14],"novel":[16],"nested":[17],"binary":[18],"to":[19,130],"thermometer":[20],"(BT)":[21],"decoder":[22,40],"based":[23],"on":[24],"domino":[25],"logic":[26,55],"gates.":[27,56],"High":[28],"accuracy":[29],"and":[30,45,62,79,111,117],"high":[31],"performances":[32],"are":[33,68,115],"achieved":[34],"with":[35,53],"structure.":[37],"The":[38,70,121],"proposed":[39,71,126],"has":[41],"pipelining":[43],"scheme":[44],"it":[46],"designed":[48,102],"symmetrically":[49],"in":[50,75],"three":[51],"stages":[52],"repeatable":[54],"Thus,":[57],"power":[58,98],"consumption,":[59],"chip":[60],"area":[61,123],"the":[63,80,101,109,125],"number":[64],"of":[65,100,124],"control":[66],"signals":[67],"reduced.":[69],"DAC":[72,103,127],"simulated":[74],"0.18-\u03bcm":[76],"CMOS":[77],"technology":[78],"spurious-free":[81],"dynamic":[82],"range":[83],"(SFDR)":[84],"65.3":[86],"dB":[87],"over":[88],"500":[90],"MHz":[91],"output":[92],"bandwidth":[93],"at":[94],"1":[95],"GS/s.":[96],"Total":[97],"consumption":[99],"only":[105],"23.4":[106],"mW":[107],"while":[108],"digital":[110],"analog":[112],"supply":[113],"voltages":[114],"1.2":[116],"1.8":[118],"V,":[119],"respectively.":[120],"active":[122],"equal":[129],"0.3":[131],"mm":[132],"2":[133],".":[134]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}