{"id":"https://openalex.org/W2002488297","doi":"https://doi.org/10.1142/s0218126615500395","title":"Enhanced Technology Mapping for FPGAs with Exploration of Cell Configurations","display_name":"Enhanced Technology Mapping for FPGAs with Exploration of Cell Configurations","publication_year":2014,"publication_date":"2014-12-10","ids":{"openalex":"https://openalex.org/W2002488297","doi":"https://doi.org/10.1142/s0218126615500395","mag":"2002488297"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126615500395","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126615500395","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028606671","display_name":"Grace Zgheib","orcid":"https://orcid.org/0000-0002-1476-2984"},"institutions":[{"id":"https://openalex.org/I56306041","display_name":"Lebanese American University","ror":"https://ror.org/00hqkan37","country_code":"LB","type":"education","lineage":["https://openalex.org/I56306041"]}],"countries":["LB"],"is_corresponding":true,"raw_author_name":"Grace Zgheib","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Lebanese American University, Byblos, P. O. Box 36, Lebanon"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Lebanese American University, Byblos, P. O. Box 36, Lebanon","institution_ids":["https://openalex.org/I56306041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065443987","display_name":"Iyad Ouaiss","orcid":null},"institutions":[{"id":"https://openalex.org/I56306041","display_name":"Lebanese American University","ror":"https://ror.org/00hqkan37","country_code":"LB","type":"education","lineage":["https://openalex.org/I56306041"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Iyad Ouaiss","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Lebanese American University, Byblos, P. O. Box 36, Lebanon"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Lebanese American University, Byblos, P. O. Box 36, Lebanon","institution_ids":["https://openalex.org/I56306041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5028606671"],"corresponding_institution_ids":["https://openalex.org/I56306041"],"apc_list":null,"apc_paid":null,"fwci":0.3065,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56936314,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"03","first_page":"1550039","last_page":"1550039"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8145624399185181},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7352683544158936},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.6562991142272949},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6192920804023743},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.5684854984283447},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5352687835693359},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47248902916908264},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.46927109360694885},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4682373106479645},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.46469590067863464},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44934120774269104},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.42203816771507263},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.42168042063713074},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4131910800933838},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40045395493507385},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3898438811302185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3580818772315979},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3461492359638214},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2973063588142395},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2519267201423645},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12620043754577637},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07512331008911133}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8145624399185181},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7352683544158936},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.6562991142272949},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6192920804023743},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.5684854984283447},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5352687835693359},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47248902916908264},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.46927109360694885},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4682373106479645},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.46469590067863464},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44934120774269104},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.42203816771507263},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.42168042063713074},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4131910800933838},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40045395493507385},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3898438811302185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3580818772315979},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3461492359638214},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2973063588142395},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2519267201423645},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12620043754577637},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07512331008911133},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126615500395","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126615500395","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2033102853","https://openalex.org/W2105715355","https://openalex.org/W2159352256"],"related_works":["https://openalex.org/W4234601000","https://openalex.org/W2197466303","https://openalex.org/W2151236218","https://openalex.org/W1512285683","https://openalex.org/W4239388060","https://openalex.org/W2187918628","https://openalex.org/W2139569078","https://openalex.org/W2254425074","https://openalex.org/W2135636985","https://openalex.org/W1607849496"],"abstract_inverted_index":{"In":[0,64],"the":[1,48,51,59,102,108,119,126,136],"state-of-the-art":[2],"field-programmable":[3],"gate":[4],"arrays":[5],"(FPGAs),":[6],"logic":[7,82,91],"circuits":[8],"are":[9,93,99],"synthesized":[10,88],"and":[11,53,89],"mapped":[12,90],"on":[13,84,135],"clusters":[14],"of":[15,50,58,107],"look-up":[16],"tables.":[17],"However,":[18],"arithmetic":[19],"operations":[20],"benefit":[21],"from":[22],"an":[23],"existing":[24],"dedicated":[25,44,103],"adder":[26],"along":[27],"with":[28,75],"a":[29,35,43,69,116],"carry":[30,37,40,85,104],"chain":[31,41],"used":[32,120],"to":[33,79],"ensure":[34],"fast":[36],"propagation.":[38],"This":[39],"is":[42,54],"wire":[45],"available":[46],"in":[47,118],"architecture":[49],"FPGA":[52],"as":[55,123,125],"such":[56],"independent":[57],"external":[60,109],"programmable":[61,110],"routing":[62,121],"resources.":[63],"this":[65,131],"paper,":[66],"we":[67],"propose":[68],"variable-structure":[70],"Boolean":[71,132],"matching":[72],"technology":[73],"mapper":[74,134],"embedded":[76],"decomposition":[77],"techniques":[78],"map":[80],"nonarithmetic":[81],"functions":[83,92],"chains.":[86],"Previously":[87],"adapted":[94],"so":[95],"that":[96],"their":[97],"outputs":[98],"routed":[100],"using":[101,130],"chains":[105],"instead":[106],"interconnects.":[111],"The":[112],"experimental":[113],"results":[114],"show":[115],"reduction":[117],"resources":[122],"well":[124],"circuit":[127],"area":[128],"when":[129],"matching-based":[133],"Altera":[137],"Stratix-III":[138],"FPGA.":[139]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}