{"id":"https://openalex.org/W1973274192","doi":"https://doi.org/10.1142/s021812661540006x","title":"Architecture and Network-on-Chip Implementation of a New Hierarchical Interconnection Network","display_name":"Architecture and Network-on-Chip Implementation of a New Hierarchical Interconnection Network","publication_year":2014,"publication_date":"2014-10-16","ids":{"openalex":"https://openalex.org/W1973274192","doi":"https://doi.org/10.1142/s021812661540006x","mag":"1973274192"},"language":"en","primary_location":{"id":"doi:10.1142/s021812661540006x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812661540006x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100676847","display_name":"M. M. Hafizur Rahman","orcid":"https://orcid.org/0000-0001-6808-3373"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. M. Hafizur Rahman","raw_affiliation_strings":["Department of Computer Science, KICT, IIUM, Jalan Gombak-50728, Kuala Lumpur, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, KICT, IIUM, Jalan Gombak-50728, Kuala Lumpur, Malaysia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068044086","display_name":"Rizal Mohd Nor","orcid":"https://orcid.org/0000-0002-8994-2234"},"institutions":[{"id":"https://openalex.org/I4164984","display_name":"International Islamic University Malaysia","ror":"https://ror.org/03s9hs139","country_code":"MY","type":"education","lineage":["https://openalex.org/I4164984"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Rizal Mohd Nor","raw_affiliation_strings":["Department of Computer Science, KICT, IIUM, Jalan Gombak-50728, Kuala Lumpur, Malaysia","#N#                  International Islamic University, Malaysia#N#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, KICT, IIUM, Jalan Gombak-50728, Kuala Lumpur, Malaysia","institution_ids":[]},{"raw_affiliation_string":"#N#                  International Islamic University, Malaysia#N#","institution_ids":["https://openalex.org/I4164984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043778565","display_name":"Tengku Mohd Tengku Sembok","orcid":"https://orcid.org/0000-0002-0913-6540"},"institutions":[{"id":"https://openalex.org/I4164984","display_name":"International Islamic University Malaysia","ror":"https://ror.org/03s9hs139","country_code":"MY","type":"education","lineage":["https://openalex.org/I4164984"]},{"id":"https://openalex.org/I55141112","display_name":"National Defence University of Malaysia","ror":"https://ror.org/00t53pv34","country_code":"MY","type":"education","lineage":["https://openalex.org/I55141112"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Tengku Mohd Bin Tengku Sembok","raw_affiliation_strings":["Cyber Security Center, National Defense University Malaysia, Kuala Lumpur 57000, Malaysia","#N#                  International Islamic University, Malaysia#N#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cyber Security Center, National Defense University Malaysia, Kuala Lumpur 57000, Malaysia","institution_ids":["https://openalex.org/I55141112"]},{"raw_affiliation_string":"#N#                  International Islamic University, Malaysia#N#","institution_ids":["https://openalex.org/I4164984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043721074","display_name":"M. A. H. Akhand","orcid":"https://orcid.org/0000-0001-5465-8519"},"institutions":[{"id":"https://openalex.org/I1307585291","display_name":"Khulna University of Engineering and Technology","ror":"https://ror.org/04y58d606","country_code":"BD","type":"education","lineage":["https://openalex.org/I1307585291"]},{"id":"https://openalex.org/I55141112","display_name":"National Defence University of Malaysia","ror":"https://ror.org/00t53pv34","country_code":"MY","type":"education","lineage":["https://openalex.org/I55141112"]}],"countries":["BD","MY"],"is_corresponding":false,"raw_author_name":"M. A. H. Akhand","raw_affiliation_strings":["Department of Computer Science and Engineering, Khulna University of Engineering &amp; Technology, Khulna-9203, Bangladesh","Cyber Security Center, National Defense University Malaysia, Kuala Lumpur 57000, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Khulna University of Engineering &amp; Technology, Khulna-9203, Bangladesh","institution_ids":["https://openalex.org/I1307585291"]},{"raw_affiliation_string":"Cyber Security Center, National Defense University Malaysia, Kuala Lumpur 57000, Malaysia","institution_ids":["https://openalex.org/I55141112"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0895,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.87875755,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"02","first_page":"1540006","last_page":"1540006"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7617173194885254},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6834194660186768},{"id":"https://openalex.org/keywords/mismatch-negativity","display_name":"Mismatch negativity","score":0.6807494759559631},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49631673097610474},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.484418660402298},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47863760590553284},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.47429874539375305},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4619719088077545},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4468494653701782},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.4417104125022888},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4258768558502197},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4175720512866974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35217374563217163},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3404545783996582},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11923986673355103},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1053139865398407}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7617173194885254},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6834194660186768},{"id":"https://openalex.org/C21715850","wikidata":"https://www.wikidata.org/wiki/Q2720968","display_name":"Mismatch negativity","level":3,"score":0.6807494759559631},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49631673097610474},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.484418660402298},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47863760590553284},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47429874539375305},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4619719088077545},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4468494653701782},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.4417104125022888},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4258768558502197},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4175720512866974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35217374563217163},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3404545783996582},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11923986673355103},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1053139865398407},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C522805319","wikidata":"https://www.wikidata.org/wiki/Q179965","display_name":"Electroencephalography","level":2,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s021812661540006x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812661540006x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W164276275","https://openalex.org/W939179552","https://openalex.org/W1479841983","https://openalex.org/W1534446203","https://openalex.org/W1561157983","https://openalex.org/W1565910447","https://openalex.org/W1574396483","https://openalex.org/W1575841671","https://openalex.org/W1939228150","https://openalex.org/W1967458687","https://openalex.org/W1982572922","https://openalex.org/W2017785424","https://openalex.org/W2017923694","https://openalex.org/W2039641063","https://openalex.org/W2046367499","https://openalex.org/W2048699896","https://openalex.org/W2076953933","https://openalex.org/W2108752944","https://openalex.org/W2113113620","https://openalex.org/W2116645428","https://openalex.org/W2119677480","https://openalex.org/W2121323312","https://openalex.org/W2122442616","https://openalex.org/W2123184444","https://openalex.org/W2128087858","https://openalex.org/W2136273527","https://openalex.org/W2143316482","https://openalex.org/W2144546330","https://openalex.org/W2159218826","https://openalex.org/W2160642395","https://openalex.org/W2165406695","https://openalex.org/W2167848093","https://openalex.org/W2171825402","https://openalex.org/W2263250534","https://openalex.org/W3169463464"],"related_works":["https://openalex.org/W3089098780","https://openalex.org/W2353702370","https://openalex.org/W41042850","https://openalex.org/W3147847947","https://openalex.org/W4205691247","https://openalex.org/W2084696794","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W3170183406"],"abstract_inverted_index":{"A":[0],"Midimew-connected":[1],"Mesh":[2],"Network":[3],"(MMN)":[4],"is":[5,118,139],"a":[6],"minimal":[7],"distance":[8],"mesh":[9,58],"with":[10,141],"wrap-around":[11],"links":[12,129],"network":[13,53],"of":[14,40,44,47,55,70,75,106,116,130],"multiple":[15],"basic":[16],"modules":[17],"(BMs),":[18],"in":[19],"which":[20,138],"the":[21,38,41,51,66,80,128],"BMs":[22],"are":[23,27,136],"2D-mesh":[24],"networks":[25],"that":[26,105],"hierarchically":[28],"interconnected":[29],"for":[30,122],"higher-level":[31],"networks.":[32,61,112],"In":[33,62],"this":[34],"paper,":[35],"we":[36,64],"present":[37],"architecture":[39,115],"MMN,":[42,56,132],"addressing":[43],"node,":[45],"routing":[46],"message,":[48],"and":[49,59,77,99,109,143],"evaluate":[50],"static":[52],"performance":[54,103],"TESH,":[57],"torus":[60],"addition,":[63],"propose":[65],"network-on-chip":[67],"(NoC)":[68],"implementation":[69],"MMN.":[71],"With":[72],"innovative":[73],"combination":[74],"diagonal":[76],"hierarchical":[78,110],"structure,":[79],"MMN":[81,117],"possesses":[82],"several":[83],"attractive":[84],"features,":[85],"including":[86],"constant":[87],"degree,":[88],"small":[89,93],"diameter,":[90],"low":[91],"cost,":[92],"average":[94],"distance,":[95],"moderate":[96],"bisection":[97],"width":[98],"high":[100],"fault":[101],"tolerant":[102],"than":[104],"other":[107],"conventional":[108],"interconnection":[111],"The":[113],"simple":[114],"also":[119],"highly":[120],"suitable":[121],"NoC":[123],"implementation.":[124],"To":[125],"implement":[126],"all":[127],"level-3":[131],"only":[133],"four":[134],"layers":[135],"needed":[137],"feasible":[140],"current":[142],"future":[144],"VLSI":[145],"technologies.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}
